• 제목/요약/키워드: Floating Point Number System

검색결과 30건 처리시간 0.036초

저전압 고성능 DSP를 이용한 AC 서보모터 제어 (AC Servo Motor Control Using Low Voltage High Performance DSP)

  • 최치영;홍선기
    • 반도체디스플레이기술학회지
    • /
    • 제3권1호
    • /
    • pp.21-26
    • /
    • 2004
  • Recently with the development of power switching device and DSP which has peripheral devices to control AC servo system, the servo technology has met a new development opportunity. Those things make it possible to reduce the time of developing a AC servo system. Fixed point DSP such as TMS320F240x, and TMS320F28x series have a disadvantage in calculating floating number where TMS320C32 or TMS320C31 are floating point DSP. However they usually become a complex hardware system to implement the AC servo system and it increases the cost. In this study, a DSP based AC servo system with a 3-phase PMSM is proposed. The newly produced DSP TMX320F28l2-version C which has the performance of fast speed, 150MIPS, and a rich peripheral interface such as a 12bit high speed AD converter, QEP(Quadrature Encoder Pulse) circuit, PDPINT(Power Drive Protect Interrupt), SVPWM module and dead time module are used. This paper presents a method to overcome fixed point calculating using scaling all parameters. Also space vector pulse width modulation (SVPWM) using off-set voltage and a digital PI control are implemented to the servo system.

  • PDF

Redundant Binary 수치계를 이용한 radix-2 SRT부동 소수점 제산기 유닛 설계 (A Design of Radix-2 SRT Floating-Point Divider Unit using ]Redundant Binary Number System)

  • 이종남;신경욱
    • 한국정보통신학회논문지
    • /
    • 제5권3호
    • /
    • pp.517-524
    • /
    • 2001
  • IEEE-754 부동소수점 표준을 지원하는 radix-2 SRT 제산기 유닛을 redundant binary (RB) 수치계를 이용하여 설계하였다. RB 수치계를 이용함으로써 기존의 2의 보수 수치계를 이용하는 경우에 비해 부분 몫 결정 회로의 동작속도를 약 20-% 향상시킴과 아울러 회로 단순화를 이루었다. 또한, 새로운 RB 가산기 회로를 제안함으로써 가수 제산기를 효율적으로 구현하여 기존의 방식에 비해 면적을 약 20-%의 감소시켰다. 설계된 부동소수점 제산기는 배정도 형식과 5가지의 예외처리 및 4가지의 반올림 모드를 지원하며, Verilog HDL로 설계되어 Verilog-XL로 검증하였다.

  • PDF

DSP 기반 플랫폼을 이용한 OFDM DVB-T 반송파 복원부의 소프트웨어 설계 방법 (Software Design Methodology of OFDM DVB-T Receiver using DSP-based Platform)

  • 신정헌;유형석;윤주현;박찬섭;정해주;조준동
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2003년도 통신소사이어티 추계학술대회논문집
    • /
    • pp.55-59
    • /
    • 2003
  • In this paper, we estimate the performance requirements of general-purpose DSP for Carrier Recovery of OFDM DVB-T receiver. Firstly, we transported the designed fixed-point OFDM DVB-T model to a floating-point software model written in C. Then, we measured the number of instruction cycles required for operation of Carrier Recovery in time. We use SignalMaster$\^$TM/ DSP platform of LYRtech Inc. as a environment of estimation, and Simulink$\^$TM/ as a graphical interface, Code Composer StudioTM of TI as profiler and compiler, and SPW$\^$TM/ for presenting functional reliability and comparing the performance distortion with fixed-point model. As a result, we show the required number of DSPs in our DSP-based system, and introduce the need of Multi-DSP-based system.

  • PDF

Performance Evaluation of Spectral Analysis System for TDX-families Signaling Service Equipment

  • Yoon, Dal-Hwan
    • 한국통신학회논문지
    • /
    • 제26권10A호
    • /
    • pp.1764-1771
    • /
    • 2001
  • It has developed a PCM signal acquisition(PCMA) system which can analyze status of signals in order to establish rapid diagnosing in TDX-families signaling service equipment. We develop the quick Fourier transform(QFT) for length 2$\^$M/ data to analyze the power spectral of the PCMA system. This algorithm can reduces the number of floating-point operations necessary to compute the DFT by a factor of two or four over direct methods or Goertzels method for prime lengths. In the experimental results, the system classifies the type of signals and finally discriminates the digit.

  • PDF

Hardware-In-the-Loop 시스템을 이용한 MPPT 제어 알고리즘 연구 (A Research of MPPT Control Algorithm using Hardware-In-the-Loop System)

  • 김병만;이동기;정영석;유권종;최주엽;최익
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2005년도 추계학술대회 논문집 전기기기 및 에너지변환시스템부문
    • /
    • pp.257-260
    • /
    • 2005
  • A very complicated real system can be simulated using hardware-in-the-loop (HIL) system in a virtual environment. Therefore, HIL system can speed up research and development process with a little effort. Also, current DSP for utility interactive photovoltaic generation system adopts floating point process type, which is easy to use for number crunching. However, fixed point process DSP, TMS320F2812, has high control speed and is rather inexpensive. This paper presents more efficient method for MPPT control using TMS320F2812 along with HIL system.

  • PDF

TMS320F2812 DSP를 이용한 MPPT 제어 알고리즘 연구 (A Research of MPPT Control Algorithm using TM320F2812 DSP)

  • 김병만;이동기;정영석;유권종;최주엽;최익
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2005년도 전력전자학술대회 논문집
    • /
    • pp.57-60
    • /
    • 2005
  • The existing DSP for utility interactive photovoltaic generation system control, generally uses floating point process type. Because it is easy to use for number crunching, However it is too late and too expensive. fixed point process DSP, TMS320F2812, has high control speed and is rather inexpensive. This paper presents more efficient method for MPPT control using TMS320F2812.

  • PDF

Multiple-Row Downdating을 수행하는 고속 최소자승 알고리즘 (A Fast Least-Squares Algorithm for Multiple-Row Downdatings)

  • 이충한;김석일
    • 한국정보처리학회논문지
    • /
    • 제2권1호
    • /
    • pp.55-65
    • /
    • 1995
  • 다행관측행렬을 복원하는 기존의 알고리즘은 단일행의 복원방법인 Cholesky Factor Downdating(CFD) 을 이용하여 행렬 $Z^{T}$ 의 각 행을 순차적으로 복원하는 방법으로 필요한 실수연산의 횟수는 2/5 p $n^{2}$이다. 이에 비하여 본 논문에서 제안한 HCFD(Hybrid Cholesky Factor Downdating)기법은 p$\geq$n 인 크기의 다행관측행 렬 $Z^{T}$를 복원하는데 필요한 실수연산의 횟수가 p $n^{2}$+6/5 $n^{3}$이다. HCFD 기법은 $Z^{T}$ 로부터 $Z^{T}$ = $Q_{z}$ RT/Z을 구하고, RT/Z에 대해 CFD 알고리즘을 적용함으로 필요한 시간복잡도를 크게 줄일 수 있다. 또한, HCFD 기법 과 기존의 CFD 기법을 Sun SPARC/2와 국산주전산기I에서 실험한 결과, HCFD 기법이 CFD기법에 비하여 성능이 우수함을 보여 주었으며, 특히 복원하려는 행이 많을 경우 에 HCFD기법이 CFD 기법에 비하여 성능이 크게 항상됨을 알 수 있었다.었다.

  • PDF

신경망 보상기를 이용한 PMSM의 간단한 지능형 강인 위치 제어 (Simple AI Robust Digital Position Control of PMSM using Neural Network Compensator)

  • 윤성구
    • 전력전자학회:학술대회논문집
    • /
    • 전력전자학회 2000년도 전력전자학술대회 논문집
    • /
    • pp.620-623
    • /
    • 2000
  • A very simple control approach using neural network for the robust position control of a Permanent Magnet Synchronous Motor(PMSM) is presented The linear quadratic controller plus feedforward neural network is employed to obtain the robust PMSM system approximately linearized using field-orientation method for an AC servo. The neural network is trained in on-line phases and this neural network is composed by a fedforward recall and error back-propagation training. Since the total number of nodes are only eight this system can be easily realized by the general microprocessor. During the normal operation the input-output response is sampled and the weighting value is trained multi-times by error back-propagation method at each sample period to accommodate the possible variations in the parameters or load torque. And the state space analysis is performed to obtain the state feedback gains systematically. IN addition the robustness is also obtained without affecting overall system response. This method is realized by a floating-point Digital Singal Processor DS1102 Board (TMS320C31) The basic DSP software is used to write C program which is compiled by using ANSI-C style function prototypes.

  • PDF

로그수체계 기반의 저전력/저면적 제산기 및 제곱근기 회로 설계 (A Design of Low-power/Small-area Divider and Square-Root Circuits based on Logarithm Number System)

  • 김채현;김종환;이용환;신경욱
    • 한국정보통신학회:학술대회논문집
    • /
    • 한국해양정보통신학회 2005년도 추계종합학술대회
    • /
    • pp.895-898
    • /
    • 2005
  • 본 논문에서는 그래픽 프로세싱 분야와 디지털 신호 처리 분야에 응용될 수 있는 로그수체계(Logarithm Number System; LNS) 기반의 제산기와 제곱근기를 설계하였다. 설계된 제산기와 제곱근기는 부동소수점 대신 16.16의 고정소수점 방식을 사용하여 모바일 환경에서 저전력/저면적으로 동작하도록 하였다. 설계된 제산기와 제곱근기는 이진수-로그 변환기, 감산기, 로그-이진수 변환기 등으로 구성되어 있다. 특히, 이진수-로그 변환시 룩업테이블(Look Up Table; LUT)을 사용하지 않고 6-영역의 근사화 방법을 이용한 조합회로로 구현함으로써, 기존의 룩업테이블로 구현한 방식에 비해 게이트 수가 감소되도록 하여, 제산기 3,130, 제곱근기 1,280 게이트로 구현되었다. 연산정밀도를 높이기 위해 에러 보상방법을 적용하였으며 연상 정밀도 분석결과 평균 퍼센트 에러가 가각 3.8% 와 4.2%로 평가되었다.

  • PDF

Reflective Electro Magnetic Energy(REME)를 이용한 공기살균시스템의 성능평가에 관한 실험적 연구 (An Experimental Study on the Air Sterilization Performance of A Reflective Electro Magnetic Energy System)

  • 홍진관;임가연
    • 설비공학논문집
    • /
    • 제28권12호
    • /
    • pp.509-514
    • /
    • 2016
  • From the point of view to prevent airborne infection-related diseases such as H1N1, SARS, and MERS, an actual application of air cleaning and purification systems including technologies like UVGI has become increasingly important. Recently, an air purification system using REME (Reflective Electro Magnetic Energy) developed in the U.S. is applied for indoor air purification and sterilization technology to counteract the outbreak of new airborne infections. In this study, an air sterilization performance experiment using REME was carried out. The results verified that air sterilization performance in the case of installing a REME system in a medical center was 31%, namely the number of floating bacteria decreased by 31% after only a five-day operation. In addition, the number of culture collections in the REME operating air conditioning systems using nonpathogenic Geobacillus stearothemophilus as a biological indicator decreased maximally to 67%. A field application of REME technology will be useful to prevent airborne infection-related diseases, especially in response to public health crises due to the advent of emerging diseases.