• Korean Journal of Computational Design and Engineering
• /
• v.1 no.2
• /
• pp.87-96
• /
• 1996

IGES is a file format which has gained widespread use but has certain limitations such as limited information coverage and ambiguous definitions. In order to overcome the limitations of existing neutral file formats, STEP has been developed as a more comprehensive mechanism for product data exchange by ISO. This paper describes a file translation system between IGES and STEP. In this system, three EXPRESS schemata are defined for IGES, STEP and the translation relationship between IGES and STEP. Object codes are generated from the schemata and linked with file access libraries to IGES and STEP files. The translation was verified by visualization and reverse translation. The system developed in this study can easily applied to translate other file formats because the file structure and translation relationship are defined in EXPRESS - a high level information modeling language.

• Journal of KIISE:Computing Practices and Letters
• /
• v.11 no.4
• /
• pp.305-311
• /
• 2005

Flash memory software running on cellular phones and PDAs need to be tested extensively to cope with abrupt power and media faults. For those tests, we designed and implemented a Flash memory emulator with fault injection features. The fault injection tester has provided a helpful framework for designing fault recovery schemes and also for analyzing fault damages to the FTL (Flash Translation Layer) and file system for a Flash memory based system. In this paper, we discuss Plash memory fault types and fault injection features implemented on this Flash memory emulator. We then discuss in detail a design flaw revealed during fault injection tests. Specifically, it was revealed that a scheme that was believed to improve reliability instead, turned out to be harmful. In addition, we discuss post-fault behaviors of the FTL and the file system.

• Journal of Digital Contents Society
• /
• v.14 no.1
• /
• pp.51-57
• /
• 2013

Storage device based on Flash Memory have many attractive features such as high performance, low power consumption, shock resistance, and low weight, so they replace HDDs to a certain extent. An Storage device based on Flash Memory has FTL(Flash Translation Layer) which emulate block storage devices like HDDs. A garbage collection, one of major functions of FTL, effects highly on the performance and the lifetime of devices. However, there is no de facto standard for new garbage collection algorithms. To solve this problem, we propose File Clustering Algorithm. File Clustering Algorithm respect to update page from same file at the same time. So, these are clustered to same block. For this mechanism, We propose Page Allocation Policy in FTL and use MIN-MAX GAP to guarantee wear leveling. To verify the algorithm in this paper, we use TPC Benchmark. So, The performance evaluation reveals that the proposed algorithm has comparable result with the existing algorithms(No wear leveling, Hot/Cold) and shows approximately 690% improvement in terms of the wear leveling.

• Transactions of the Korean Society of Mechanical Engineers A
• /
• v.30 no.5 s.248
• /
• pp.488-495
• /
• 2006

The demand for the use of 3D CAD data over the Internet environment has been increased. However, transmission of 3D CAD data has delayed the communication effectiveness because of the CAD data size. Lightweight CAD file design methodology is required for rapid transmission in the distributed environment. In this paper, to derive lightweight CAD files from commercial CAD systems, a file translation system producing a native file is constructed first by using the InterOp and API of the ACIS kernel. Using the B-rep model and mesh data extracted from the native file, the lightweight CAD file with topological information is constructed as a binary file. Since the lightweight CAD file retains topological information, it is applied to the dimensional verification, digital mock-ups and visualization of CAD files. Effectiveness of the proposed lightweight CAD file is confirmed through various case studies.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 1995.10a
• /
• pp.965-969
• /
• 1995

This paper deals with effective using the IGES file for flexible data exchange among the other CAD/CAM system. If a data exchange between STL file and the neutral IGES file in Stereolithography system is available, a product design becomes more flexible. THere can be many restrictions and difficulties intranslating these data. First, an STL file follows two rules, such as right-hand rule, and vertex-to-vertex rule, thus requires a structural verification. Second, translation should be performed with minmal errors. It becomes very important to translate IGES file of limited kinds of entities fot the purpose of geometric information into STL file with minor data manipulation. The developed system suggests a good approach of translating the sampled B-spline surface of IGES and shows a potential linkage between IGES and STL format file.

• Journal of KIISE:Databases
• /
• v.37 no.6
• /
• pp.292-299
• /
• 2010

Recently, as flash memory is used as digital storage devices, necessity for digital forensics is growing in a flash memory area for digital evidence analysis. For this purpose, it is important to recover crashed files stored on flash memory efficiently. However, it is inefficient to apply the hard disk based file recovery techniques to flash memory, since hard disk and flash memory have different characteristics, especially flash memory being unable to in-place update. In this paper, we propose a flash-aware file recovery technique for digital forensics. First, we propose an efficient search technique to find all crashed files. This uses meta-data maintained by FTL(Flash Translation Layer) which is responsible for write operation in flash memory. Second, we advise an efficient recovery technique to recover a crashed file which uses data location information of the mapping table in FTL. Through diverse experiments, we show that our file recovery technique outperforms the hard disk based technique.

• International Journal of Internet, Broadcasting and Communication
• /
• v.13 no.2
• /
• pp.27-35
• /
• 2021

NAND flash memory-based SSD needs an internal software, Flash Translation Layer(FTL) to provide traditional block device interface to the host because of its physical constraints, such as erase-before-write and large erase block. However, because useful host-side information cannot be delivered to FTL through the narrow block device interface, SSDs suffer from a variety of problems such as increasing garbage collection overhead, large tail-latency, and unpredictable I/O latency. Otherwise, the new type of SSD, open-channel SSD exposes the internal structure of SSD to the host so that underlying NAND flash memory can be managed directly by the host-level FTL. Especially, I/O data classification by using host-side information can achieve the reduction of garbage collection overhead. In this paper, we propose a new scheme to reduce garbage collection overhead of open-channel SSD by separating the journal from other file data for the journaling filesystem. Because journal has different lifespan with other file data, the Write Amplification Factor (WAF) caused by garbage collection can be reduced. The proposed scheme is implemented by modifying the host-level FTL of Linux and evaluated with both Fio and Filebench. According to the experiment results, the proposed scheme improves I/O performance by 46%~50% while reducing the WAF of open-channel SSDs by more than 33% compared to the previous one.

• Journal of the Korean Society for Library and Information Science
• /
• v.49 no.1
• /
• pp.379-403
• /
• 2015

Name Authority Control is useful not only to manage author information but also to gather other names of authors in order to provide access points in libraries and other institutes. The purpose of this study is to find problems through comparing and analyzing Literature Translation Institute of Korea Author Database, Korean name authority records of national libraries in the U. S., Japan and Korea. The results of the study are as follows. First, Literature Translation Institute of Korea Author Database missed some useful information about Korean writers in translated books in other countries. Second, the name authority file of Library of Congress and National Diet Library did not include the variant names, dates of authors' birth and death date, and filled out incorrect variant names with some birth and death dates. Third, English and Chinese character variants of Korean authors were not found in the National Library of Korea. To solve these problems, revisions of Korean author database, open access to National Library of Korea name authority file, and a strong participation of VIAF were suggested.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2018.01a
• /
• pp.133-134
• /
• 2018

본 논문에서는 네트워크상에 연결된 두 개의 단말이 클라우드나 외장형 메모리 없이 파일을 송수신할 수 있는 방법을 제안하고 이를 구현한다. 제안한 방법은 NAT로 나눠진 두 단말사이의 송수신을 위하여 TCP- Relaying 기법을 활용함으로써 데이터의 송수신을 하여 신뢰도는 높이면서 간단한 파일을 송수신할 수 있다.

• ETRI Journal
• /
• v.30 no.6
• /
• pp.790-798
• /
• 2008

Recently, NAND flash memory has emerged as a next generation storage device because it has several advantages, such as low power consumption, shock resistance, and so on. However, it is necessary to use a flash translation layer (FTL) to intermediate between NAND flash memory and conventional file systems because of the unique hardware characteristics of flash memory. This paper proposes a new clustered FTL (CFTL) that uses clustered hash tables and a two-level software cache technique. The CFTL can anticipate consecutive addresses from the host because the clustered hash table uses the locality of reference in a large address space. It also adaptively switches logical addresses to physical addresses in the flash memory by using block mapping, page mapping, and a two-level software cache technique. Furthermore, anticipatory I/O management using continuity counters and a prefetch scheme enables fast address translation. Experimental results show that the proposed address translation mechanism for CFTL provides better performance in address translation and memory space usage than the well-known NAND FTL (NFTL) and adaptive FTL (AFTL).