• 제목/요약/키워드: Field emitter array

검색결과 44건 처리시간 0.019초

Fabrication of Field Emitter Arrays by Transferring Filtered Carbon Nanotubes onto Conducting Substrates

  • Jang, Eun-Soo;Goak, Jung-Choon;Lee, Han-Sung;Lee, Seung-Ho;Lee, Nae-Sung
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2009년도 하계학술대회 논문집
    • /
    • pp.311-311
    • /
    • 2009
  • Carbon nanotubes (CNTs) belong to an ideal material for field emitters because of their superior electrical, mechanical, and chemical properties together with unique geometric features. Several applications of CNTs to field emitters have been demonstrated in electron emission devices such as field emission display (FED), backlight unit (BLU), X-ray source, etc. In this study, we fabricated a CNT cathode by using filtration processes. First, an aqueous CNT solution was prepared by ultrasonically dispersing purified single-walled CNTs (SWCNTs) in deionized water with sodium dodecyl sulfate (SDS). The aqueous CNT solution in a milliliter or even several tens of micro-litters was filtered by an alumina membrane through the vacuum filtration, and an ultra-thin CNT film was formed onto the alumina membrane. Thereafter, the alumina membrane was solvated by acetone, and the floating CNT film was easily transferred to indium-tin-oxide (ITO) glass substrate in an area defined as 1 cm with a film mask. The CNT film was subjected to an activation process with an adhesive roller, erecting the CNTs up to serve as electron emitters. In order to measure their luminance characteristics, an ITO-coated glass substrate having phosphor was employed as an anode plate. Our field emitter array (FEA) was fairly transparent unlike conventional FEAs, which enabled light to emit not only through the anode frontside but also through the cathode backside, where luminace on the cathode backside was higher than that on the anode frontside. Futhermore, we added a reflecting metal layer to cathode or anode side to enhance the luminance of light passing through the other side. In one case, the metal layer was formed onto the bottom face of the cathode substrate and reflected the light back so that light passed only through the anode substrate. In the other case, the reflecting layer coated on the anode substrate made all light go only through the cathode substrate. Among the two cases, the latter showed higher luminance than the former. This study will discuss the morphologies and field emission characteristics of CNT emitters according to the experimental parameters in fabricating the lamps emitting light on the both sides or only on the either side.

  • PDF

전계 방출 소자용으로 제조한 단결정 실리콘 기판에 증착된 실리콘 질화막에 대한 특성 연구 (Characteristics of $SiN_x$ films on wet-etched Si for field emission device)

  • 정재훈;주병권;이윤희;오명환;장진
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1995년도 하계학술대회 논문집 C
    • /
    • pp.1137-1139
    • /
    • 1995
  • $SiN_x$ films deposited on bare Si and wet-etched Si by RPCVD were fabricated to investigated the effect of wet-etched surface of Si on the characteristics of the interface between $SiN_x$ and Si. FT-IR spectra on each film showed similar characteristics. However, it was confirmed that the electric characteristics(I-V, C-V) of the interface between $SiN_x$ and Si have been degraded by the wet etching process of Si, which is applied for the formation of Si field emitter array. Therefore, we suggest that the stacked structure of insulating layer with good interface characteristics is desirable for FED application.

  • PDF

Metal tip FEA 의 제조시 식각 용액이 게이트 산화막에 미치는 영향 (The effect of wet-etching process on the gate insulator for fabrication of metal tip FEA)

  • 정유호;정재호;박흥우;송만호;이윤희;주병권;오명환;김철주
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 1996년도 하계학술대회 논문집 C
    • /
    • pp.1450-1452
    • /
    • 1996
  • In order to optimize the characteristics of gate insulator for FED(field emission device), we investigated the effect of wet-etching process on the gate insulator for fabrication of FED. We used the general three types of etchants for fabrication of the metal tip FEA(field emitter array), they are MO and oxide etchants to form the gate hole, and Al etchant to remove the release layer. In the result of the breakdown field of the insulator by the measure of the current-voltage characteristics, the breakdown field of insulator for immersing in oxide etchant was rapidly lowering with increasing etching time, but that for immersing in Al etchant was slow lowering. Also, in comparing cleaning with non-cleaning samples, the breakdown field of the cleaning samples was higher than that of non-cleaning samples.

  • PDF

KOH 이방성 식각을 이용한 Ti-실리사이드 전계방출 소자 연구

  • 김성배;전형탁;최성수
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 1999년도 제17회 학술발표회 논문개요집
    • /
    • pp.61-61
    • /
    • 1999
  • 저항이 5$\Omega$-cm인 n-type Si(100) 웨이퍼를 실리콘 식각시 마스크로 사용하기 위하여 습식 열산화법을 이용하여 100$0^{\circ}C$에서 SiO2을 2400$\AA$ 성장시킨 후, OPCVD 공정을 통해 785$^{\circ}C$서 SiH2Cl2 가스 30sccm과 NH3가스 100sccm을 이용하여 Si3N4를 3000$\AA$ 증착시켰다. 이 웨이퍼를 포토-리쏘그라피 공정을 거쳐 지름 2$\mu\textrm{m}$의 포토레지스트 패턴을 제작한 후 600W의 RF power하에서 CF4 가스 10sccm, CHF3 가스 15sccm, O2가스 8sccm 및 Ar가스 10sccm을 이용하여 MERIE 방법으로 Si3N4를 식각한 다음, 7:1 BHF 용액내에서 30초간의 습식식각을 통해 40wt.%의 KOH 용액내에 8$0^{\circ}C$에서 30초간의 이방성 식각을 통해 피라미드 모양의 Si FEA(field emitter array)를 제작하였다. 본 실험은 다음과 같이 완성된 Si FEA를 샤프닝 산화 후 산화막 식각을 통해 마스크를 제거한 다음, tip의 열화학적 내구성을 증가시키고 장시간 구동시 안정성과 전계방출 전류밀도를 높이기 위해 tip의 표면에 Ti를 sputter 방법으로 약 300$\AA$ 증착시킨 후, RTA 장비를 이용하여 2단계 열처리 (first annealing:$600^{\circ}C$/30sec, second annealing : 85$0^{\circ}C$/15sec)를 통해 Si FEA의 경우보다 낮은 turn-on 전압과 높은 전계방출 특성을 나타낼 것으로 기대된다.

  • PDF