• Journal of the Korean Institute of Telematics and Electronics
• /
• v.17 no.6
• /
• pp.72-77
• /
• 1980

We analyze several problems concerning the operation of the optical feedback prebias control scheme in the loser diode optical transmitter and present a LD simulation circuit as a way of adjusting the component's optimum value without using the Laser - triode. 1.5% light power decrease was observed between the temperature range of $0^{\circ}C$ and 36$^{\circ}C$ in which the total light power of LD was used for feedback loop and fairly good operation was demonstrated when a star coupler was employed as a beamsplitter by which approximately 1% portion of the light power was feedbacked.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.1
• /
• pp.50-55
• /
• 2011

In this paper, Intermediate frequency tunable 4th order Switched Capacitor(SC) bandpass Sigma-Delta(${\Sigma}-{\Delta}$) modulator using feedback integrator using feedback integrator coefficients is proposed. The center frequency of the modulator can be easily changed than conventional structure because of a number of integrator coefficients which is decided rate of capacitors in circuit is reduced. In addition additive clocks and additive clock generating circuit are not necessary. The purposed modulator was implemented in $0.18{\mu}m$ CMOS technology. The resolution of the modulator within 200 kHz bandwidth and 80 MHz sampling frequency under fin = 15 MHz, 20 MHz, 25 MHz are over 12 bit.

• ETRI Journal
• /
• v.38 no.2
• /
• pp.235-243
• /
• 2016

A low-noise readout integrated circuit (ROIC) for a microelectromechanical systems (MEMS) microphone is presented in this paper. A positive feedback signal amplification technique is applied at the front-end of the ROIC to minimize the effect of the output buffer noise. A feedback scheme in the source follower prevents degradation of the noise performance caused by both the noise of the input reference current and the noise of the power supply. A voltage booster adopts noise filters to cut out the noise of the sensor bias voltage. The prototype ROIC achieves an input referred noise (A-weighted) of -114.2 dBV over an audio bandwidth of 20 Hz to 20 kHz with a $136{\mu}A$ current consumption. The chip is occupied with an active area of $0.35mm^2$ and a chip area of $0.54mm^2$.

• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.196-201
• /
• 2008

In DC traction systems, a part of feedback current returning through rails becomes leakage current, illumination on a metal laid underground results from the leakage current to ground. To prevent the leakage current on rails, feedback rails almost have insulated with the ground. Insulation between rails and the ground causes that the earth method changes a isolated method in DC traction systems. the rail potential rise results in the isolated method. the rail potential rise causes an electric shock when a person touches the ground and rolling stock. To decrease the rail potential rise and leakage current, there are methods for reducing the feedback resistance and current of rails, increasing the leakage resistance, decreasing the distance between substations. But it are necessary to forecast and analyze the rail potential and amplitude of leakage current. In this paper, we modeled DC traction systems and feedback circuit to simulate the rail potential and amplitude of leakage current using PSCAD/EMTDC that is power analysis program, forecasted the rail potential and amplitude of leakage current about changing various parameters in the electric circuit. By using the simulation model, we easily will forecast the rail potential and amplitude of leakage current in case of a level of basic design and maintenance in electric railway systems, valuably use basic data in case of system selection.

• Proceedings of the IEEK Conference
• /
• 2000.11a
• /
• pp.345-348
• /
• 2000

In this paper, A Feedforward Linear Power Amplifier for IMT-2000 which IMD characteristics was improved was designed and fabricated. To improve the main power amplifier IMD characteristics, the Feedback loop was added to basic Feedforward Power Amplifier structure. Therefore, the output power of error amplifier can be reduced, and it is easy to control the linearization circuit to cancel total IMD. The designed power amplifier represented the 40㏈m(l0W) output power and -55㏈C 3rd IMD at Center frequency 2.14㎓ (@5㎒).

• Proceedings of the KIEE Conference
• /
• 1998.07a
• /
• pp.122-124
• /
• 1998

The inverter circuit of brushless do moter(BLDCM) needs feedback diodes to protect the switching element from counterelectromotive force. In this paper, we describe the computational method of characteristic analysis of BLDCM with feedback diodes by using the FEM.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.17 no.2
• /
• pp.174-179
• /
• 2017

We designed the CMOS analog integrate and fire (I&F) neuron circuit for driving memristor based on resistive-switching random access memory (RRAM). And we fabricated the RRAM device that have $HfO_2$ switching layer using atomic layer deposition (ALD). The RRAM device has gradual set and reset characteristics. By spice modeling of the synaptic device, we performed circuit simulation of synaptic device and CMOS neuron circuit. The neuron circuit consists of a current mirror for spatial integration, a capacitor for temporal integration, two inverters for pulse generation, a refractory part, and finally a feedback part for learning of the RRAM. We emulated the spike-timing-dependent-plasticity (STDP) characteristic that is performed automatically by pre-synaptic pulse and feedback signal of the neuron circuit. By STDP characteristics, the synaptic weight, conductance of the RRAM, is changed without additional control circuit.

• Journal of IKEEE
• /
• v.20 no.1
• /
• pp.119-122
• /
• 2016

In this paper, we propose LDO regulator to operate using Pseude resistor instead of widely used Feedback resistor in conventional LDO regulator. Proposed Feedback network using Pseudo resistor has smaller area than the conventional feedback resistor and plays the role of an conventional LDO regulator. Thus, it has been proposed to compensate for the disadvantages of LDO regulator with noise. Although proposed LDO regulator compared with conventional LDO regulator has similar performance, this LDO regulator provide higher efficiency by reducing the overshoot and decreasing the area. This circuit was designed to using a Dongbu Hitek 0.18um CMOS process.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.11
• /
• pp.1098-1103
• /
• 2013

A low-noise amplifier(LNA) using series RLC matching network and resistive feedback at 8 GHz is presented. Inductive degeneration is used for the input matching with which the proposed LNA shows quite a wide bandwidth in terms of $S_{21}$. An equivalent circuit model is deduced for input matching by conversion from parallel circuit to series resonant circuit. By exploiting the resistive feedback and series RLC input matching, fully integrated LNA achieves maximum $S_{21}$ of 8.5 dB(peak to -3 dB bandwidth is about 3.5 GHz) noise figure of 5.9 dB, and IIP3 of 1.6 dBm while consuming 7 mA from 1.2 V supply.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.15 no.2
• /
• pp.89-94
• /
• 2022

In this paper, a discrete-time loop filter(DLF) phase-locked loop with a Frequency Fluctuation Converting Circuit(FFCC) has been proposed. Discrete-time loop filter can improve spur characteristic by connecting the charge pump and voltage oscillator discretely unlike a conventional continuous-time loop filter. The proposed PLL is designed to operate stably by the internal negative feedback loop including the SSC acting as a negative feedback to the discrete-time loop filter of the external negative feedback loop. In addition, the phase noise is further improved by reducing the magnitude of the loop filter output voltage variation through the FFCC. Therefore, the magnitude of jitter has been reduced by 1/3 compared to the conventional structure. The proposed phase locked loop has been simulated with Hspice using the 1.8V 180nm CMOS process.