• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 추계학술대회 논문집
• /
• pp.99-102
• /
• 1999

In recent years, attempts have been made to greatly improve the display quality of active-matrix liquid crystal display devices, and many techniques have been proposed to solve such problems as gate signal delay, feed-through voltage and image sticking. To improve these problems which are caused by the fried-through voltage, we have evaluated new driving methods to reduce the fled-through voltage. Two level gate-pulse was used for the gate driving of the cst-on-common structure pixels. And two-gate line driving methods with the optimized gate signals were applied for the cst-on-gate structure pixels. These gate driving methods were better feed-through characteristics than conventional simple gate pulse. The evaluation of the suggested driving methods were performed by using a TFT-LCD array simulator PDAST which can simulate the gate, data and pixel voltages of a certain pixel at any time and at any location on a TFT array. The effect of the new driving method was effectively analyzed.

• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2000년도 제1회 학술대회 논문집
• /
• pp.73-74
• /
• 2000

In recent years, attempts have been made to greatly improve the display quality of active-matrix liquid crystal display devices, and many techniques have been proposed to solve such problems as gate signal delay, feed-through voltage and image sticking[1-3]. To improve these problems which are caused by the feed-through voltage, we have evaluated new driving methods to reduce the feed-through voltage. Two level gate-pulse was used for the gate driving of the cst-on-common structure pixels. These gate driving methods offer better feed-through characteristics than conventional simple gate pulse. Optimized step signal will compensate by step pulse time and voltage. The evaluation of the suggested driving methods were performed by using a TFT-LCD array simulator PDAST which can simulate the gate, data and pixel voltages of a certain pixel at any time and at any location on a TFT array. The effect of the new driving method was effectively analyzed.

• Journal of Electrical Engineering and Technology
• /
• 제12권6호
• /
• pp.2227-2236
• /
• 2017

In order to solve the neutral-point voltage fluctuation problem of three-phase three-level T-type inverters (TPTLTIs), the unbalance characteristics of capacitor voltages under different switching states and the mechanism of neutral-point voltage fluctuation are revealed. Based on the mathematical model of a TPTLTI, a feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. The strategy generates a DC bias voltage using a capacitor voltage loop with a proportional integral (PI) controller. The proposed strategy can suppress the neutral-point voltage fluctuation effectively and improve the quality of output currents. The correctness of the theoretical analysis is verified through simulations. An experimental prototype of a TPTLTI based on Digital Signal Processor (DSP) is built. The feasibility and effectiveness of the proposed strategy is verified through experiment. The results from simulations and experiment match very well.

• 전력전자학회논문지
• /
• 제23권6호
• /
• pp.373-380
• /
• 2018

This study proposes a new islanding detection method that uses the phase shift of feed-forward voltage and evaluates the performance of an existing method and the proposed method when the grid frequency changes within the allowable range under steady-state conditions. The investigated existing method, which is slip mode frequency shift (SMS), uses current phase shift to detect islanding. The SMS method supplies reactive current to the grid under this condition, but the proposed method does not generate additional reactive power because it does not depend on the current control loop. The performance in steady-state grid condition is evaluated through simulations and experiments.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2000년도 춘계학술대회 논문집 디스플레이 광소자 분야
• /
• pp.165-168
• /
• 2000

An active-matrix LCD using thin film transistors (TFT) has been widely recognized as having potential for high-quality color fiat-panel displays. Pixel-Design Array Simulation Tool (PDAST) was used to profoundly understand the gate signal distortion and pixel charging capability, which are the most critical limiting factors for high-quality TFT-LCDs. In addition, PDAST can estimate voltage distributions in common electrode which can affect pixel voltage and feed-through voltage. Since PDAST can simulate the gate, data and the pixel voltages of a certain pixel on TFT array at any time and at any location on an array, the effect of common electrode voltage can be effectively analyzed. The information obtained from this study could be utilized to design the larger area and finer image quality panel.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2000년도 전력전자학술대회 논문집
• /
• pp.425-428
• /
• 2000

A new dead time compensation method using time delay control approach is presented. The dead time in switching pattern cause the voltage distortion and it can be considered as the disturbance voltage. In this paper the disturbance voltage is estimated using time delay control and the estimated disturbance voltage is summed with voltage command in predictive current control by a feed-forward. The proposed scheme is implemented on a PMSM and the effectiveness is verified through comparative simulation.

• 대한전기학회논문지:전력기술부문A
• /
• 제52권8호
• /
• pp.481-485
• /
• 2003

In electric railway system, potential of rail has been risen, for return-current flows through rail. The magnitude of rising voltage is different to railway feed system, ground admittance of rail and the load current. If rising voltage of rail is large, electric shock can be occurred to passengers and maintenance- worker, In this paper, we estimate the rising voltage of rail in high speed railway system and check the safety to human beings.

• Journal of Welding and Joining
• /
• 제13권4호
• /
• pp.85-102
• /
• 1995

Weld quality of GMA welding processes is closely related to arc stability. Although many researches on arc stability have been performed, real-time estimation of arc stability has not been attempted. For instance, Mita proposed a off-line statistical method in which short circuiting and arcing time, and voltage and current wave forms were sampled to assess arc stability. But this method is not suitable to assess arc stability for GMA welder which employ inverter power source due to its controlled current and voltage wave forms. In this paper, the relationship between are stability and wire feed rate fluctuation is analyzed to propose new criterion for inverter power source. When arc voltage and arc current and arcing time are analyzed, we can assess arc stability only for short circuit transfer mode. When wire feed rate is analyzed, we can estimate arc stability udner the condition of spray transfer mode as well. Hence, the wire feed rate is chosen for monitoring process variable to cover possible metal transfer modes in GMAW. Through this research, it has been identified that arc stability in GMA welding processes is closely related to wire fed rate. When inverter power source is used, conventional statistical method of estimating arc stability, such as Mita index, is no longer valid due to its controlled voltage and current wave forms. Arc stability has been also examined in phase plane diagram.

• 한국생산제조학회지
• /
• 제21권5호
• /
• pp.755-760
• /
• 2012

In this study, three dimensional cutting force components and surface roughness appeared in high speed cutting by using tungsten carbide endmill tools implanted ion or not found mutual relations through several analysis of statistical dispersion. It is showed that cutting force(Fx) is affect with spindle speed and feed rate, cutting force(Fy) is affect with spindle speed and ion implantation time and cutting force(Fz) is affect with feed rate in interaction through the statistical method of ANOVA of cutting force and surface roughness, it is analyzed that it is affected of spindle speed and feed rate in surface roughness.

• 전력전자학회논문지
• /
• 제21권4호
• /
• pp.364-372
• /
• 2016

In this paper, a voltage controller for the seamless transition of a grid-connected inverter for ESS is proposed. The single-phase inverter is operated as a current controller when the grid is connected and as a voltage controller in the stand-alone mode when the grid is disconnected. Generally, in the case of grid recovery, the overcurrent may flow into the system because of the mismatch phase between the inverter output and grid voltages. The proposed controller resolves the overcurrent problem through phase delay problems with initial value feed-forward control of the integrator when the grid voltage is restored. The effects of the control method are simulated through PSIM, and the usefulness of the control method is verified through experiments.