• Title/Summary/Keyword: Fault Coverage

Search Result 156, Processing Time 0.027 seconds

An Efficient Secrete Key Protection Technique of Scan-designed AES Core (스캔 설계된 AES 코아의 효과적인 비밀 키 보호 기술)

  • Song, Jae-Hoon;Jung, Tae-Jin;Jeong, Hye-Ran;Kim, Hwa-Young;Park, Sung-Ju
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.2
    • /
    • pp.77-86
    • /
    • 2010
  • This paper presents an efficient secure scan design technique which is based on a fake key and IEEE 1149.1 instruction to protect secret key from scan-based side channel attack for an Advanced Encryption Standard (AES) core embedded on an System-on-a-Chip (SoC). Our proposed secure scan design technique can be applied to crypto IP core which is optimized for applications without the IP core modification. The IEEE 1149.1 standard is kept, and low area, low power consumption, very robust secret-key protection and high fault coverage can be achieved compared to the existing methods.

Computing Method for The Number of The Interaction Strength Based on Software Whitebox Testing (소프트웨어 화이트박스 테스트의 교호 강도 수 기반 테스트 방법)

  • Choi, Hyeong-Seob;Park, Hong-Seong
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.46 no.5
    • /
    • pp.29-36
    • /
    • 2009
  • Cost and Time for software test is gradually increasing as the software complexity increases. To cope with this problem, it is very important to reduce the number of test cases used in the software test. The interaction strength number is especially important in decision of the number of test cases for the unit test, where the interaction strength number means the number of arguments which affect the results of a function by the analysis of their combination used in source code of the function. This paper proposes the algorithm that computes the number of the interaction strength, where analyzes the patterns used in the source code of a function and increase its number when the pattern matches one of the specified patterns. The proposed algorithm is validated by some experiments finding coverage and the number of fault detection.

Selection of Machine Learning Techniques for Network Lifetime Parameters and Synchronization Issues in Wireless Networks

  • Srilakshmi, Nimmagadda;Sangaiah, Arun Kumar
    • Journal of Information Processing Systems
    • /
    • v.15 no.4
    • /
    • pp.833-852
    • /
    • 2019
  • In real time applications, due to their effective cost and small size, wireless networks play an important role in receiving particular data and transmitting it to a base station for analysis, a process that can be easily deployed. Due to various internal and external factors, networks can change dynamically, which impacts the localisation of nodes, delays, routing mechanisms, geographical coverage, cross-layer design, the quality of links, fault detection, and quality of service, among others. Conventional methods were programmed, for static networks which made it difficult for networks to respond dynamically. Here, machine learning strategies can be applied for dynamic networks effecting self-learning and developing tools to react quickly and efficiently, with less human intervention and reprogramming. In this paper, we present a wireless networks survey based on different machine learning algorithms and network lifetime parameters, and include the advantages and drawbacks of such a system. Furthermore, we present learning algorithms and techniques for congestion, synchronisation, energy harvesting, and for scheduling mobile sinks. Finally, we present a statistical evaluation of the survey, the motive for choosing specific techniques to deal with wireless network problems, and a brief discussion on the challenges inherent in this area of research.

Table-Based Fault Tolerant Routing Method for Voltage-Frequency-Island NoC (Voltage-Frequency-Island NoC를 위한 테이블 기반의 고장 감내 라우팅 기법)

  • Yoon, Sung Jae;Li, Chang-Lin;Kim, Yong Seok;Han, Tae Hee
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.53 no.8
    • /
    • pp.66-75
    • /
    • 2016
  • Due to aggressive scaling of device sizes and reduced noise margins, physical defects caused by aging and process variation are continuously increasing. Additionally, with scaling limitation of metal wire and the increasing of communication volume, fault tolerant method in manycore network-on-chip (NoC) has been actively researched. However, there are few researches investigating reliability in NoC with voltage-frequency-island (VFI) regime. In this paper, we propose a table-based routing technique that can communicate, even if link failures occur in the VFI NoC. The output port is alternatively selected between best and the detour routing path in order to improve reliability with minimized hardware cost. Experimental results show that the proposed method achieves full coverage within 1% faulty links. Compared to $d^2$-LBDR that also considers a routing method for searching a detour path in real time, the proposed method, on average, produces 0.8% savings in execution time and 15.9% savings in energy consumption.

Application of Effective Regularization to Gradient-based Seismic Full Waveform Inversion using Selective Smoothing Coefficients (선택적 평활화 계수를 이용한 그래디언트기반 탄성파 완전파형역산의 효과적인 정규화 기법 적용)

  • Park, Yunhui;Pyun, Sukjoon
    • Geophysics and Geophysical Exploration
    • /
    • v.16 no.4
    • /
    • pp.211-216
    • /
    • 2013
  • In general, smoothing filters regularize functions by reducing differences between adjacent values. The smoothing filters, therefore, can regularize inverse solutions and produce more accurate subsurface structure when we apply it to full waveform inversion. If we apply a smoothing filter with a constant coefficient to subsurface image or velocity model, it will make layer interfaces and fault structures vague because it does not consider any information of geologic structures and variations of velocity. In this study, we develop a selective smoothing regularization technique, which adapts smoothing coefficients according to inversion iteration, to solve the weakness of smoothing regularization with a constant coefficient. First, we determine appropriate frequencies and analyze the corresponding wavenumber coverage. Then, we define effective maximum wavenumber as 99 percentile of wavenumber spectrum in order to choose smoothing coefficients which can effectively limit the wavenumber coverage. By adapting the chosen smoothing coefficients according to the iteration, we can implement multi-scale full waveform inversion while inverting multi-frequency components simultaneously. Through the successful inversion example on a salt model with high-contrast velocity structures, we can note that our method effectively regularizes the inverse solution. We also verify that our scheme is applicable to field data through the numerical example to the synthetic data containing random noise.

A Comparative Study on Marine Transport Contract and Marine Insurance Contract with Reference to Unseaworthiness

  • Pak, Jee-Moon
    • Journal of Korea Trade
    • /
    • v.25 no.2
    • /
    • pp.152-177
    • /
    • 2021
  • Purpose - This study analyses the excepted requirement and burden of proof of the carrier due to unseaworthiness through comparison between the marine transport contract and marine insurance contract. Design/methodology - This study uses the legal analytical normative approach. The juridical approach involves reviewing and examining theories, concepts, legal doctrines and legislation that are related to the problems. In this study a literature analysis using academic literature and internet data is conducted. Findings - The burden of proof in case of seaworthiness should be based on presumed fault, not proved fault. The burden of proving unseaworthiness/seaworthiness should shift to the carrier, and should be exercised before seeking the protections of the law or carriage contract. In other words, the insurer cannot escape coverage for unfitness of a vessel which arises while the vessel is at sea, which the assured could not have prevented in the exercise of due diligence. The insurer bears the burden of proving unseaworthiness. The warranty of seaworthiness is implied in hull, but not protection and indemnity policies. The 2015 Act repeals ss. 33(3) and 34 of MIA 1906. Otherwise the provisions of the MIA 1906 remain in force, including the definition of a promissory warranty and the recognition of implied warranties. There is less clarity about the position when the source of the loss occurs before the breach of warranty but the actual loss is suffered after the breach. Nonetheless, by s.10(2) of the 2015 Act the insurer appears not to be liable for any loss occurring after the breach of warranty and before there has been a remedy. Originality/value - When unseaworthiness is identified after the sailing of the vessel, mere acceptance of the ship does not mean the party waives any claims for damages or the right to terminate the contract, provided that failure to comply with the contractual obligations is of critical importance. The burden of proof with regards to loss of damage to a cargo caused by unseaworthiness is regulated by the applicable law. For instance, under the common law, if the cargo claimant alleges that the loss or damage has been caused by unseaworthiness, then he has the burden of proof to establish the followings: (i) that the vessel was unseaworthy at the beginning of the voyage; and that, (ii) that the loss or damage has been caused by such unseaworthiness. In other words, if the warranty of seaworthiness at the inception of the voyage is breached, the breach voids the policy if the ship owner had prior knowledge of the unseaworthy condition. By contrast, knowingly permitting the vessel to break ground in an unseaworthy condition denies liability only for loss or damage proximately caused by the unseaworthiness. Such a breach does not, therefore, void the entire policy, but only serves to exonerate the insurer for loss or damage proximately caused by the unseaworthy condition.

A Study on the Risk Analysis and Fail-safe Verification of Autonomous Vehicles Using V2X Based on Intersection Scenarios (교차로 시나리오 기반 V2X를 활용한 자율주행차량의 위험성 분석 및 고장안전성 검증 연구)

  • Baek, Yunseok;Shin, Seong-Geun;Park, Jong-ki;Lee, Hyuck-Kee;Eom, Sung-wook;Cho, Seong-woo;Shin, Jae-kon
    • The Journal of The Korea Institute of Intelligent Transport Systems
    • /
    • v.20 no.6
    • /
    • pp.299-312
    • /
    • 2021
  • Autonomous vehicles using V2X can drive safely information on areas outside the sensor coverage of autonomous vehicles conventional autonomous vehicles. As V2X technology has emerged as a key component of autonomous vehicles, research on V2X security is actively underway research on risk analysis due to failure of V2X communication is insufficient. In this paper, the service scenario and function of autonomous driving system V2X were derived by presenting the intersection scenario of the autonomous vehicle, the malfunction was defined by analyzing the hazard of V2X. he ISO26262 Part3 process was used to analyze the risk of malfunction of autonomous vehicle V2X. In addition, a fault injection scenario was presented to verify the fail-safe of the simulation-based intersection scenario.

A Clustered Reconfigurable Interconnection Network BIST Based on Signal Probabilities of Deterministic Test Sets (결정론적 테스트 세트의 신호확률에 기반을 둔 clustered reconfigurable interconnection network 내장된 자체 테스트 기법)

  • Song Dong-Sup;Kang Sungho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.12
    • /
    • pp.79-90
    • /
    • 2005
  • In this paper, we propose a new clustered reconfigurable interconnect network (CRIN) BIST to improve the embedding probabilities of random-pattern-resistant-patterns. The proposed method uses a scan-cell reordering technique based on the signal probabilities of given test cubes and specific hardware blocks that increases the embedding probabilities of care bit clustered scan chain test cubes. We have developed a simulated annealing based algorithm that maximizes the embedding probabilities of scan chain test cubes to reorder scan cells, and an iterative algorithm for synthesizing the CRIN hardware. Experimental results demonstrate that the proposed CRIN BIST technique achieves complete fault coverage with lower storage requirement and shorter testing time in comparison with the conventional methods.

A Cost-effective Control Flow Checking using Loop Detection and Prediction (루프 검출 및 예측 방법을 적용한 비용 효율적인 실시간 분기 흐름 검사 기법)

  • Kim Gunbae;Ahn Jin-Ho;Kang Sungho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.12
    • /
    • pp.91-102
    • /
    • 2005
  • Recently, concurrent error detection for the processor becomes important. But it imposes too much overhead to adopt concurrent error detection capability on the system. In this paper, a new approach to resolve the problems of concurrent error detection is proposed. A loop detection scheme is introduced to reduce the repetitive loop iteration and memory access. To reduce the memory overheat an offset to calculate the target address of branching node is proposed. Performance evaluation shows that the new architecture has lower memory overhead and frequency of memory access than previous works. In addition, the new architecture provides the same error coverage and requires nearly constant memory size regardless of the size of the application program. Consequently, the proposed architecture can be used as an cost effective method to detect control flow errors in the commercial on the shelf products.

Development of Optimized State Assignment Technique for Testing and Low Power (테스팅 및 저전력을 고려한 최적화된 상태할당 기술 개발)

  • Cho Sangwook;Yi Hyunbean;Park Sungju
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.1
    • /
    • pp.81-90
    • /
    • 2004
  • The state assignment for a finite state machine greatly affects the delay, area, power dissipation, and testabilities of the sequential circuits. In order to improve the testabilities and power consumption, a new state assignment technique . based on m-block partition is introduced in this paper. By the m-block partition algorithm, the dependencies among groups of state variables are minimized and switching activity is further reduced by assigning the codes of the states in the same group considering the state transition probability among the states. In the sequel the length and number of feedback cycles are reduced with minimal switching activity on state variables. It is inherently contradictory problem to optimize the testability and power consumption simultaneously, however our new state assignment technique is able to achieve high fault coverage with less number of scan nfp flops by reducing the number of feedback cycles while the power consumption is kept low upon the low switching activities among state variables. Experiment shows drastic improvement in testabilities and power dissipation for benchmark circuits.