• 제목/요약/키워드: Fast-Switching

검색결과 560건 처리시간 0.022초

코사인 점호방식에 의한 단상 싸이클로콘버터의 설계에 관한 연구 (A Study on the Design of Single Phase Cycloconverter by Cosine Wave Crossing Control Method)

  • 김시헌;안병원;노창주
    • Journal of Advanced Marine Engineering and Technology
    • /
    • 제17권5호
    • /
    • pp.71-85
    • /
    • 1993
  • The Cycloconverter that the author is going to treat in this paper, has strong advantages over the D.C. Link Inverter in points of chattering torque problem and natural commutation. Thus, the Cycloconverter is expected to be well applied to large and low-speed machines which require better speed control at low frequency. But the control circuit of Cycloconverter has two weak points described as follows. 1) Because of its rather complicated control circuit, it is likely to be illoperating due to unexpected noise signals, thus the higher the accuracy and reliability of the circuit is required to be, the more the circuit may cost. 2) Because the load current is not purely sinusoidal, the Cycloconverter may possibly be destroyed in case of inaccurate convert switching resulted from the difficulties in detecting the load current-zero and the current direction at the moment. In this paper, the author first of all intends to design and build a modified VVVF-type Noncirculating Current Cycloconverter to which recently proposed control methods are applied for improving the circuit simplicity, the control performance, and the system reliability. And then, experiments for observing the output waveforms of the Cycloconverter which is controlled by Singled-Board Computer using 8086 16-bit microprocesser are carried out. Finally the author concludes the result of this study as follows. 1) By replacing the conventional analog control circuits such as Reference Wave Generator, Cosine Timing Wave Generator, and Comparator with softwares, a great circuit simplicity is achieved. 2) The output of the designed Cycloconverter changes its frequency very fast without showing discontinuity of its waveform, and this waveform characteristics enables the smooth speed control of Induction Motor. 3) The design control circuit of Cycloconverter can be applied to the systems of 12 or 24 pulses because of its short processing period.

  • PDF

중국 대기오염물질 배출의 시공간적 변화 분석 (Analysis of Regional and Inter-annual Changes of Air Pollutants Emissions in China)

  • 우정헌;부찬종;김진수;김영성;김윤하
    • 한국대기환경학회지
    • /
    • 제34권1호
    • /
    • pp.87-100
    • /
    • 2018
  • Fast economic growth and urbanization of China have been causing air pollution not only over its domestic but transboundary atmosphere. Recent high fine particle pollution episodes in China made the government move toward more stringent air pollution control policies - which are mostly fuel switching and emissions control. In this research, we tried to understand characteristics of Chinese emissions and their change by analyzing its emissions inventory by year, sector, and region. From the inter-comparison of existing bottom-up emission inventories, we found relatively good agreements (<20% difference) for $SO_2$ and $NO_x$, but 30% or more discrepancies for some pollutants. Inter-comparison with top-down $NO_x$ emissions estimates also showed 20~50% differences by year. The regional distribution and inter-annual changes of emissions revealed different stages of energy/fuel mix and policy penetration. Early increase of pollutants emissions in the eastern part of China might give strong influences to the Korean peninsular in early 2000s but, more stringent control in that region would help improving air pollution in Korea in near future.

A network-adaptive SVC Streaming Architecture

  • ;임정연;이범식;김문철;함상진;김병선;이근식;박근수
    • 한국방송∙미디어공학회:학술대회논문집
    • /
    • 한국방송공학회 2006년도 학술대회
    • /
    • pp.257-260
    • /
    • 2006
  • In Video streaming environment, we must consider terminal and network characteristics, such as display resolution, frame rate, computational resource, network bandwidth, etc. The JVT (Joint Video Team) by ISO/IEC MPEG and ITU-TVCEG is currently standardizing Scalable Video Coding (SVC). This can represent video bitstreams in different sealable layers for flexible adaptation to terminal and network characteristics. This characteristic is very useful in video streaming applications. One fully scalable video can be extracted with specific target spatial resolution, temporal frame rate and quality level to match the requirements of terminals and networks. Besides, the extraction process is fast and consumes little computational resource, so it is possible to extract the partial video bitstream online to accommodate with changing network conditions etc. With all the advantages of SVC, we design and implement a network-adaptive SVC streaming system with an SVC extractor and a streamer to extract appropriate amounts of bitstreams to meet the required target bitrates and spatial resolutions. The proposed SVC extraction is designed to allow for flexible switching from layer to layer in SVC bitstreams online to cope with the change in network bandwidth. The extraction is made in every GOP unit. We present the implementation of our SVC streaming system with experimental results.

  • PDF

QoS-Guaranteed Realtime Multimedia Service Provisioning on Broadband Convergence Network(BcN) with IEEE 802.11e Wireless LAN and Fast/Gigabit Ethernet

  • Kim, Young-Tak;Jung, Young-Chul;Kim, Seong-Woo
    • Journal of Communications and Networks
    • /
    • 제9권4호
    • /
    • pp.511-523
    • /
    • 2007
  • In broadband convergence network(BcN), heterogeneous broadband wired & wireless subnetworks and various terminal equipments will be interconnected. In order to provide end-to-end realtime multimedia services on such heterogeneous networking environment, as a result, two major problems should be resolved: i) Multimedia session establishment & negotiation that adjusts the differences in the capability of multimedia data processing at the end terminal nodes, ii) quality of service(QoS)-guaranteed connection establishment or resource reservation with connection admission control(CAC) in each heterogeneous subnetworks along the path. The session layer signaling(e.g., SIP/SDP) should be extended for QoS negotiation, and must be tightly cooperating with network layer signaling or resource reservation with CAC function. In this paper we propose a session and connection management architecture for the QoS-guaranteed realtime multimedia service provisioning on BcN, with Q-SIP/SDP, resource reservation protocol with traffic engineering extension, and CAC functions. The detailed interaction scenario and related algorithms for QoS-guaranteed realtime multimedia session, resource reservation and connection establishment are explained and analyzed. From the experimental implementation of the proposed scheme on a small scale BcN testbed, we verified that the proposed architecture is applicable for the realtime multimedia service provisioning. We analyze the network performance and QoS parameters in detail.

셀 간 상호작용을 이용한 다층구조 QCA D-래치 설계 (Multilayer QCA D-latch design using cell interaction)

  • 장우영;전준철
    • 문화기술의 융합
    • /
    • 제6권2호
    • /
    • pp.515-520
    • /
    • 2020
  • 디지털 회로설계 기술에서 사용되는 CMOS는 양자 터널링 현상 등으로 인해 집적도의 한계에 다다르고 있다. 이를 대체할 수 있는 양자점 셀룰러 오토마타(QCA : Quantum-dot Cellular Automata)는 적은 전력 소모와 빠른 스위칭 속도 등으로 많은 장점이 있음으로 CMOS의 많은 디지털 회로들이 QCA 기반으로 제안되었다. 그중에서도 멀티플렉서는 D-플립플롭, 레지스터 등 다양한 회로에 쓰이는 기본 회로로써 많은 연구가 되고 있다. 하지만 기존의 멀티플렉서는 공간 효율성이 좋지 않다는 단점이 있다. 따라서, 본 논문에서는 셀 간 상호작용을 이용하여 새로운 다층구조 멀티플렉서를 제안하고, 이를 이용하여 D-래치를 제안한다. 본 논문에서 제안하는 멀티플렉서와 D-래치는 면적, 셀 개수, 지연시간이 개선되었으며, 이를 이용하여 큰 회로를 설계할 시 연결성과 확장성이 우수하다. 제안된 모든 구조는 QCADesigner를 이용해 시뮬레이션하여 동작을 검증한다.

양자컴퓨터 환경에서의 QCA 기반 내용주소화 메모리 셀 설계 (Design of QCA Content-Addressable Memory Cell for Quantum Computer Environment)

  • 박채성;전준철
    • 문화기술의 융합
    • /
    • 제6권2호
    • /
    • pp.521-527
    • /
    • 2020
  • 양자점 셀룰러 오토마타(QCA: Quantum-dot cellular automata)는 차세대 디지털 회로설계 기술로서 주목받는 기술이며, 여러 디지털 회로들이 QCA 환경에서 제안되고 있다. 내용주소화 메모리(CAM: Content-addressable memory)는 내부에 저장된 정보를 바탕으로 탐색을 진행하는 저장장치이며, 네트워크 스위칭 등 특수한 과정에서 빠른 속도를 제공한다. QCA 환경에서 제안된 기존의 CAM 셀 회로들은 필요 면적과 에너지 손실이 크다는 단점이 있다. CAM 셀은 정보가 저장되는 메모리 부와 탐색의 성공 여부를 판단하는 판단부로 구성되며, 본 연구에서는 메모리 부를 다층구조로 설계하여 개선된 QCA CAM 셀을 제안한다. 제안한 회로는 시뮬레이션을 사용하여 동작을 검증하며 기존 회로와 비교 및 분석한다.

Multi-Secondary Transformer: A Modeling Technique for Simulation - II

  • Patel, A.;Singh, N.P.;Gupta, L.N.;Raval, B.;Oza, K.;Thakar, A.;Parmar, D.;Dhola, H.;Dave, R.;Gupta, V.;Gajjar, S.;Patel, P.J.;Baruah, U.K.
    • Journal of international Conference on Electrical Machines and Systems
    • /
    • 제3권1호
    • /
    • pp.78-82
    • /
    • 2014
  • Power Transformers with more than one secondary winding are not uncommon in industrial applications. But new classes of applications where very large number of independent secondaries are used are becoming popular in controlled converters for medium and high voltage applications. Cascade H-bridge medium voltage drives and Pulse Step Modulation (PSM) based high voltage power supplies are such applications. Regulated high voltage power supplies (Fig. 1) with 35-100 kV, 5-10 MW output range with very fast dynamics (${\mu}S$ order) uses such transformers. Such power supplies are widely used in fusion research. Here series connection of isolated voltage sources with conventional switching semiconductor devices is achieved by large number of separate transformers or by single unit of multi-secondary transformer. Naturally, a transformer having numbers of secondary windings (~40) on single core is the preferred solution due to space and cost considerations. For design and simulation analysis of such a power supply, the model of a multi-secondary transformer poses special problem to any circuit analysis software as many simulation softwares provide transformer models with limited number (3-6) of secondary windings. Multi-Secondary transformer models with 3 different schemes are available. A comparison of test results from a practical Multi-secondary transformer with a simulation model using magnetic component is found to describe the behavior closer to observed test results. Earlier models assumed magnetising inductance in a linear loss less core model although in actual it is saturable core made-up of CRGO steel laminations. This article discusses a more detailed representation of flux coupled magnetic model with saturable core properties to simulate actual transformers very close to its observed parameters in test and actual usage.

Physics-based Algorithm Implementation for Characterization of Gate-dielectric Engineered MOSFETs including Quantization Effects

  • Mangla, Tina;Sehgal, Amit;Saxena, Manoj;Haldar, Subhasis;Gupta, Mridula;Gupta, R.S.
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제5권3호
    • /
    • pp.159-167
    • /
    • 2005
  • Quantization effects (QEs), which manifests when the device dimensions are comparable to the de Brogile wavelength, are becoming common physical phenomena in the present micro-/nanometer technology era. While most novel devices take advantage of QEs to achieve fast switching speed, miniature size and extremely small power consumption, the mainstream CMOS devices (with the exception of EEPROMs) are generally suffering in performance from these effects. In this paper, an analytical model accounting for the QEs and poly-depletion effects (PDEs) at the silicon (Si)/dielectric interface describing the capacitance-voltage (C-V) and current-voltage (I-V) characteristics of MOS devices with thin oxides is developed. It is also applicable to multi-layer gate-stack structures, since a general procedure is used for calculating the quantum inversion charge density. Using this inversion charge density, device characteristics are obtained. Also solutions for C-V can be quickly obtained without computational burden of solving over a physical grid. We conclude with comparison of the results obtained with our model and those obtained by self-consistent solution of the $Schr{\ddot{o}}dinger$ and Poisson equations and simulations reported previously in the literature. A good agreement was observed between them.

A Novel Control Strategy of Three-phase, Four-wire UPQC for Power Quality Improvement

  • Pal, Yash;Swarup, A.;Singh, Bhim
    • Journal of Electrical Engineering and Technology
    • /
    • 제7권1호
    • /
    • pp.1-8
    • /
    • 2012
  • The current paper presents a novel control strategy of a three-phase, four-wire Unified Power Quality (UPQC) to improve power quality. The UPQC is realized by the integration of series and shunt active power filters (APF) sharing a common dc bus capacitor. The realization of shunt APF is carried out using a three-phase, four-leg Voltage Source Inverter (VSI), and the series APF is realized using a three-phase, three-leg VSI. To extract the fundamental source voltages as reference signals for series APF, a zero-crossing detector and sample-and-hold circuits are used. For the control of shunt APF, a simple scheme based on the real component of fundamental load current (I $Cos{\Phi}$) with reduced numbers of current sensors is applied. The performance of the applied control algorithm is evaluated in terms of power-factor correction, source neutral current mitigation, load balancing, and mitigation of voltage and current harmonics in a three-phase, four-wire distribution system for different combinations of linear and non-linear loads. The reference signals and sensed signals are used in a hysteresis controller to generate switching signals for shunt and series APFs. In this proposed UPQC control scheme, the current/voltage control is applied to the fundamental supply currents/voltages instead of fast-changing APF currents/voltages, thus reducing the computational delay and the required sensors. MATLAB/Simulink-based simulations that support the functionality of the UPQC are obtained.

임베디드 데이터베이스 시스템을 위한 블록 단위 스키핑 기법 (Block-wise Skipping for Embedded Database System)

  • 정재혁;박형민;홍석진;심규석
    • 정보처리학회논문지D
    • /
    • 제16D권6호
    • /
    • pp.835-844
    • /
    • 2009
  • 일반적으로 데이터베이스 시스템에서의 질의 수행은 대부분의 경우 빠른 응답시간과 더 적은 메모리 사용량을 장점으로 가지는 파이프라이닝 기법으로 이루어진다. 이 때, 질의 수행 계획(QEP)의 각각의 연산 노드들은 Open(), Next(), Close() 함수들을 지원하는 iterator의 인터페이스를 가진다. 그런데, 플래시 메모리 기반의 휴대용 기기들을 위한 임베디드 데이터베이스 시스템에서는 iterator의 Next() 함수뿐만 아니라, 현재 레코드의 이전 레코드를 리턴해주는 Previous()와 같은 함수를 필요로 하는 경우가 많다. 이는 임베디드 환경의 경우 각각의 프로그램이 사용할 수 있는 메모리의 양이 제한적이므로, 사용자가 이전 레코드를 요청하는 경우, 결과 레코드 커서가 현재 레코드를 기준으로 이전 레코드를 다시 가져와야 하기 때문이다. 본 논문에서는 이러한 임베디드 데이터베이스 시스템의 질의 수행 시 각각의 연산 노드들이 Next() 함수뿐만 아니라 Previous() 함수를 블록 단위로 지원할 수 있도록 새롭게 설계 구현하는 과정에서 발생하는 방향 전환 문제를 소개하고 이를 해결하기 위한 블록 단위 스키핑 기법을 제안한다.