• Title/Summary/Keyword: Embedded structure

Search Result 1,166, Processing Time 0.028 seconds

Dynamic Access Control for Personalized Environment in Ubiquitous Computing

  • Kim, Yuna;Shin, IlShik;Hong, Sung Je;Kim, Jong
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.2 no.4
    • /
    • pp.233-241
    • /
    • 2007
  • In an ubiquitous environment, for controlling user access according to environment of users, a number of access control models enforcing dynamic environment of users have been proposed. However, they do not support personalized environments of each user and have a run-time overhead of searching active roles. In this paper, we propose a new model, PE-RBAC, that extends the RBAC architecture by addition of a personalized environment component as a constraint to accommodate dynamic and mobile users. In this model, a dynamic role activation is presented by using a new role-to-environment structure instead of the conventional role hierarchy, which makes it efficient to find the active roles according to a user's personalized environment.

  • PDF

An Efficient Embedding Structure for Heterogeneous Routing Protocols in Wireless Mesh Routers (무선 메쉬 라우터에서 이종 라우팅 프로토콜의 효율적인 탑재구조)

  • Lee, Youngsuk;Kim, Younghan
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.2 no.4
    • /
    • pp.209-213
    • /
    • 2007
  • In this paper, we propose more efficient implementation architecture for realizing combination of heterogeneous routing protocols in wireless mesh routes. For realizing heterogeneous routing protocol in wireless mesh router, the following should be considered; which position in OS platform protocols should be implemented, how to define the common API for multiple routing protocols, how to provide architecture for providing high data transfer throughput and for supporting multi platform, and finally how to verify the throughput of protocol by using simulator. For solving those consideration, we propose HRPC(Heterogeneous Routing Protocol Coordinator) and describe the method for testing the protocols.

  • PDF

Design of Cache Memory System for Next Generation CPU (차세대 CPU를 위한 캐시 메모리 시스템 설계)

  • Jo, Ok-Rae;Lee, Jung-Hoon
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.11 no.6
    • /
    • pp.353-359
    • /
    • 2016
  • In this paper, we propose a high performance L1 cache structure for the high clock CPU. The proposed cache memory consists of three parts, i.e., a direct-mapped cache to support fast access time, a two-way set associative buffer to reduce miss ratio, and a way-select table. The most recently accessed data is stored in the direct-mapped cache. If a data has a high probability of a repeated reference, when the data is replaced from the direct-mapped cache, the data is stored into the two-way set associative buffer. For the high performance and fast access time, we propose an one way among two ways set associative buffer is selectively accessed based on the way-select table (WST). According to simulation results, access time can be reduced by about 7% and 40% comparing with a direct cache and Intel i7-6700 with two times more space respectively.

Resuable Design of 32-Bit RISC Processor for System On-A Chip (SOC 설계를 위한 저전력 32-비트 RISC 프로세서의 재사용 가능한 설계)

  • 이세환;곽승호;양훈모;이문기
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.105-108
    • /
    • 2001
  • 4 32-bit RISC core is designed for embedded application and DSP. This processor offers low power consumption by fully static operation and compact code size by efficient instruction set. Processor performance is improved by wing conditional instruction execution, block data transfer instruction, multiplication instruction, bunked register file structure. To support compact code size of embedded application, It is capable cf executing both 16-bit instructions and 32-bit instruction through mixed mode instruction conversion Furthermore, for fast MAC operation for DSP applications, the processor has a dedicated hardware multiplier, which can complete a 32-bit by 32-bit integer multiplication within seven clock cycles. These result in high instruction throughput and real-time interrupt response. This chip is implemented with 0.35${\mu}{\textrm}{m}$, 4- metal CMOS technology and consists of about 50K gate equivalents.

  • PDF

Activity-based Event Capture and Replay Technique for Reproducing Crashes in Android Applications (안드로이드 어플리케이션의 결함 재생을 위한 액티버티 단위의 이벤트 캡춰 및 재생 기법)

  • Jha, Ajay Kumar;Lee, Woo Jin
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.9 no.1
    • /
    • pp.1-9
    • /
    • 2014
  • As Android platform and its applications are widely used, it is necessary to assure the reliability and safety of Android applications. The capture and replay technique is widely used for reproducing the crashes in Java applications. In this paper, we adapt the context-based capture and replay technique to Android applications by considering Android activity structure and its GUI characteristics. Our capture and replay technique uses probe code insertion based on AspectJ for minimizing the original code change and for enhancing the efficiency and reusability of the probe codes. For proving the efficiency of our technique, we provide a case study and execution overhead comparisons with related works, in which our approach has merits in GUI oriented Android applications with relatively low execution overhead.

Interoperable Middleware Gateway Based on HLA and DDS for L-V-C Simulation Training Systems (L-V-C 훈련체계 연동을 위한 HLA, DDS 기반의 연동 미들웨어 게이트웨이)

  • Jun, Hyung Kook;Eom, Young Ik
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.10 no.6
    • /
    • pp.345-352
    • /
    • 2015
  • Recently, by developing many training systems in battle field, the demand for interconnecting and internetworking between Live, Virtual, Constructive training systems has been increased to support efficient data distribution and system control. But, there are lots of problems for them to interwork, because the existing researches only support L-L, V-V, C-C Interoperability. Therefore, we propose L-V-C gateway to provide interoperable simulation environment based on HLA and DDS between them. First, we illustrate FOM Management that parses RPR-FOM XML file to acquire Data information to be shared between them, and generates common data structure and source code used for L-V-C Gateway. L-V-C Gateway created from FOM Management supports Data Conversion and Quality of Service between HLA and DDS. HLA Federate and DDS Domainparticipant in L-V-C Gateway play a role of logical communication channel and relay data from HLA Federation to DDS Domain and vice versa.

Spectrum Analysis of UWB Radar Transmitter for Short Range Automobile Applications (단거리 차량용 초광대역 레이더 송신기의 스펙트럼 분석)

  • Ko, Seok J.
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.10 no.2
    • /
    • pp.57-64
    • /
    • 2015
  • In this paper, we propose structures and power spectral densities of UWB radar transmitters of Short Range Automobile. While the conventional transmitters did not consider interferences from self and other automobiles, the proposed method of this paper can minimize interferences. First, we compare a structure of the proposed method with pulse train and pulse compression method. Then, by using mathematical analysis and computer simulations, we show that the proposed method is superior to others. Also we can set proper parameters in UWB radar's transmitter through the numerical method of mathematical results.

Development of real-time embedded systems for reducing the transmission delay latency in IEC 61850 communication (IEC 61850 통신에서의 전송 지연시간 개선을 위한 실시간 임베디드 시스템 개발)

  • Cho, Chang-Doo;Kang, Seung-Hwa;Kang, Sang-Hee;Nam, Soon-Ryul
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.61 no.11
    • /
    • pp.1590-1594
    • /
    • 2012
  • Depend on delay latency rule for message transmission defined in IEC 61850 standard, the fastest message has to be transferred within 3us. This paper suggests how to structure the real time message transmit test environment of IEC 61850 and develope how to securing IEC 61850 communication performance based on IEC 61850 by measuring delay latency of message transfer on embeded linux system.

Ultra Low Power Data Aggregation for Request Oriented Sensor Networks

  • Hwang, Kwang-Il;Jang, In
    • Journal of Information Processing Systems
    • /
    • v.10 no.3
    • /
    • pp.412-428
    • /
    • 2014
  • Request oriented sensor networks have stricter requirements than conventional event-driven or periodic report models. Therefore, in this paper we propose a minimum energy data aggregation (MEDA), which meets the requirements for request oriented sensor networks by exploiting a low power real-time scheduler, on-demand time synchronization, variable response frame structure, and adaptive retransmission. In addition we introduce a test bed consisting of a number of MEDA prototypes, which support near real-time bidirectional sensor networks. The experimental results also demonstrate that the MEDA guarantees deterministic aggregation time, enables minimum energy operation, and provides a reliable data aggregation service.

The Relationship between the Performance of Sentence Repetition and Sentence Production in School-age Children (학령기아동의 문장따라말하기와 문장산출 능력과의 관계)

  • Heo, Hyun-Sook;Lee, Yoon-Kyung
    • Phonetics and Speech Sciences
    • /
    • v.2 no.1
    • /
    • pp.127-133
    • /
    • 2010
  • The purpose of the present study was to examine the relationship between sentence repetition and sentence production in school-age children. The participants included 120 school-age children through 1st to 6th grades who were then divided into three grade groups (lower grade: 1st to 2nd grades, intermediate grade: 3th to 4th grades, and higher grade: 5th to 6th grades). The repetition task consisted of 32 sentences that were classified by sentence length (5, 6, 7, and 8 words) and structure (conjunctive and embedded sentences). The sentence production task utilized Lee's (2007) grammaticality judgement and sentence combining task. The findings of present study were as follows. (1) The higher grade performed significantly better than the lower and intermediate grades. (2) The participants performed significantly worse when imitating longer sentences than when imitating shorter ones. In addition, there were interaction effects between grade groups and sentences length. (3) The participants performed significantly better when imitating conjunctive rather than embedded sentences. (4) There was significantly positive correlation between the sentence repetition and sentence production task.

  • PDF