• Title/Summary/Keyword: Embedded memory

Search Result 723, Processing Time 0.029 seconds

Kalman Filter Based Optimal Controllers in Free Space Optics Communication

  • Li, Zhaokun;Zhao, Xiaohui
    • Journal of the Optical Society of Korea
    • /
    • v.20 no.3
    • /
    • pp.368-380
    • /
    • 2016
  • There is no doubt that adaptive optics (AO) is the most promising method to compensate wavefront disturbance in free space optics communication (FSO). In order to improve the performance of the AO system described by discrete-time linear system model with time-delay and implicit phase turbulent model, new controllers based on a Kalman filter and its extensions are proposed. Based on the standard Kalman filter, we propose a fading memory filter to deal with the ruleless strong interference; sequential and U-D filters are applied to reduce implementation complexity for the embedded controllers. Theoretical analysis and the numerical simulations show that the proposed fading memory filter can upgrade the performance for AO systems in consideration of the unforeseen strong pulse interference, and the sequential and U-D filters perform well compared with a Kalman filter.

Consecutive Operand-Caching Method for Multiprecision Multiplication, Revisited

  • Seo, Hwajeong;Kim, Howon
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.1
    • /
    • pp.27-35
    • /
    • 2015
  • Multiprecision multiplication is the most expensive operation in public key-based cryptography. Therefore, many multiplication methods have been studied intensively for several decades. In Workshop on Cryptographic Hardware and Embedded Systems 2011 (CHES2011), a novel multiplication method called 'operand caching' was proposed. This method reduces the number of required load instructions by caching the operands. However, it does not provide full operand caching when changing the row of partial products. To overcome this problem, a novel method, that is, 'consecutive operand caching' was proposed in Workshop on Information Security Applications 2012 (WISA2012). It divides a multiplication structure into partial products and reconstructs them to share common operands between previous and next partial products. However, there is still room for improvement; therefore, we propose a finely designed operand-caching mode to minimize useless memory accesses when the first row is changed. Finally, we reduce the number of memory access instructions and boost the speed of the overall multiprecision multiplication for public key cryptography.

Implementation of Monitoring and Control System for Fire Engine Pump using the AJAX (AJAX를 이용한 소방엔진펌프의 모니터링과 제어 시스템 구현)

  • Yang, Oh;Lee, Heon-Guk
    • Journal of the Semiconductor & Display Technology
    • /
    • v.15 no.3
    • /
    • pp.40-45
    • /
    • 2016
  • In this paper, the fire engine pump is controlled and monitored by the AJAX (Asynchronous Javascript and Xml) in the web server. The embedded system with built-in system having a processor and a memory of high performance occurs many problems in transmitting the large amount of data in real time through the web server. The AJAX is different from HTML (Hyper Text Makeup Language) with java script technology and can make RIA (Rich Internet Application). It process the necessary data by using asynchronous and it take advantage of usefulness, accessibility, a fast response time. Using AJAX can build up web server with real time and monitoring that fire engine pump status, check processing pump memory in the event of fire, also remotely monitors can do. The web server system can control the fire engine pump as like the black box. The experimental results show the effectiveness and commercialize possibility.

Fixed-Size Memory Allocation for Memory Space Reuse in Small Embedded Java Virtual Machine (소규모 내장형 자바가상기계에서 메모리 공간 재사용을 위한 고정 크기 메모리 할당)

  • 김성수;양희재
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2003.10a
    • /
    • pp.232-234
    • /
    • 2003
  • 자바가상기계는 힙 영역과 자바 스택 영역에 객체와 스택 프레임을 할당할 공간이 없을 때 가비지 콜렉션과 함께 이미 해제된 힙과 자바 스택 영역을 재사용 가능하도록 메모리 공간을 재구성하게 된다. 한편 메모리 단편화로 인해 객체 또는 스택 프레임을 더 이상 할당하지 못하는 경우 자바가상기계는 컴펙션을 수행하여 메모리 단편화를 제거하면서 메모리를 재구성한다. 하지만 자바가상기계에서 메모리 재구성은 가비지 콜렉션및 컴펙션과 함께 길고 예측할 수 없는 지연시간에 의해 내장형 자바가상기계의 성능을 저하시키는 단점을 가진다. 본 논문은 소규모 내장형 자바가상기계의 성능을 개선하기 위한 방안으로, 가변 크기를 가지는 객체와 스택 프레임을 고정 크기로 변환하여 메모리를 할당하는 고정 크기 메모리 할당에 대해 기술하고 있다. 고정 크기 메모리 할당은 메모리 전체 사용율은 떨어지지만 외부 단편화가 발생하지 않기 때문에 회수된 메모리 공간을 재구성하지 않고도 힙 영역과 자바 스택 영역에 객체와 스택 프레임을 할당 가능하다. 본 논문에서 기술한 고정 크기 메모리 할당 방식으로 객체와 스택 프레임을 할당하게 되면 가변 크기 메모리 할당 보다 약 10% ~ 30% 효율향상을 보였다.

  • PDF

Femtosecond Laser Application to Optical Memory and Microfluidics

  • Sohn Ik-Bu;Lee Man-Seop;Woo Jeong-Sik;Lee Sang-Man;Chung Jeong-Yong
    • Journal of the Optical Society of Korea
    • /
    • v.9 no.3
    • /
    • pp.92-94
    • /
    • 2005
  • We present a novel method for three-dimensional optical memory and microchannel embedded in fused silica glass. Three-dimensional dot patterning with a femtosecond laser pulse and observation with optical microscope are performed. Dot patterns are created by use of a 0.42 N.A. objective to focus 100 fs laser pulses inside the material. We demonstrate data storage with $2{\mu}m$ dot pitch and $7{\mu}m$layer spacing $(36 Gbit/cm^3)$. A three-dimensional microchannel acting as microfluidic and microoptical components is directly fabricated inside a silica glass. The optical micrographs of the microchannel are obtained by a digital camera of a microscope.

Lightweight Single Image Super-Resolution by Channel Split Residual Convolution

  • Liu, Buzhong
    • Journal of Information Processing Systems
    • /
    • v.18 no.1
    • /
    • pp.12-25
    • /
    • 2022
  • In recent years, deep convolutional neural networks have made significant progress in the research of single image super-resolution. However, it is difficult to be applied in practical computing terminals or embedded devices due to a large number of parameters and computational effort. To balance these problems, we propose CSRNet, a lightweight neural network based on channel split residual learning structure, to reconstruct highresolution images from low-resolution images. Lightweight refers to designing a neural network with fewer parameters and a simplified structure for lower memory consumption and faster inference speed. At the same time, it is ensured that the performance of recovering high-resolution images is not degraded. In CSRNet, we reduce the parameters and computation by channel split residual learning. Simultaneously, we propose a double-upsampling network structure to improve the performance of the lightweight super-resolution network and make it easy to train. Finally, we propose a new evaluation metric for the lightweight approaches named 100_FPS. Experiments show that our proposed CSRNet not only speeds up the inference of the neural network and reduces memory consumption, but also performs well on single image super-resolution.

Cost-based Optimization of Block Recycling Scheme in NAND Flash Memory Based Storage System (NAND 플래시 메모리 저장 장치에서 블록 재활용 기법의 비용 기반 최적화)

  • Lee, Jong-Min;Kim, Sung-Hoon;Ahn, Seong-Jun;Lee, Dong-Hee;Noh, Sam-H.
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.13 no.7
    • /
    • pp.508-519
    • /
    • 2007
  • Flash memory based storage has been used in various mobile systems and now is to be used in Laptop computers in the name of Solid State Disk. The Flash memory has not only merits in terms of weight, shock resistance, and power consumption but also limitations like erase-before-write property. To overcome these limitations, Flash memory based storage requires special address mapping software called FTL(Flash-memory Translation Layer), which often performs merge operation for block recycling. In order to reduce block recycling cost in NAND Flash memory based storage, we introduce another block recycling scheme which we call migration. As a result, the FTL can select either merge or migration depending on their costs for each block recycling. Experimental results with Postmark benchmark and embedded system workload show that this cost-based selection of migration/merge operation improves the performance of Flash memory based storage. Also, we present a solution of macroscopic optimal migration/merge sequence that minimizes a block recycling cost for each migration/merge combination period. Experimental results show that the performance of Flash memory based storage can be more improved by the macroscopic optimization than the simple cost-based selection.

A Study on UML based Modeling and Automatic Code Generation for Embedded Software (UML 모델 기반 임베디드 소프트웨어 모델링 및 코드 자동 생성 기법 연구)

  • Ryu, Hodong;Lee, Woo Jin
    • Journal of Convergence Society for SMB
    • /
    • v.2 no.1
    • /
    • pp.33-40
    • /
    • 2012
  • Recently, embedded environment suffers a huge change, by growth of hardware and turning to be software-controlled. This has improved embedded software complexity. It also brought us the limit of the old development way to resolve the problem. Model-driven development is one solution to solve the limit common software development by previous way, and it became a one uses for embedded environment also. In this paper, we propose model based development approach for embedded software, witch consists of diagram editor and automatic code generator. The diagram editors are implemented by GMF, which include additional functions to solve memory restrictions and concurrent execution problems without OS environment to a automatic code generator. In order to verify the generated code, it will be tested in main control model of UAV by replacing existing module with generated one.

  • PDF

Embedded SoC Design for H.264/AVC Decoder (H.264/AVC 디코더를 위한 Embedded SoC 설계)

  • Kim, Jin-Wook;Park, Tae-Geun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.9
    • /
    • pp.71-78
    • /
    • 2008
  • In this paper, we implement the H.264/AVC baseline decoder by hardware-software partitioning under the embedded Linux Kernel 2.4.26 and the FPGA-based target board with ARM926EJ-S core. We design several IPs for the time-demanding blocks, such as motion compensation, deblocking filter, and YUV-to-RGB and they are communicated with the host through the AMBA bus protocol. We also try to minimize the number of memory accesses between IPs and the reference software (JM 11.0) which is ported in the embedded Linux. The proposed IPs and the system have been designed and verified in several stages. The proposed system decodes the QCIF sample video at 2 frame per second when 24MHz of system clock is running and we expect the bitter performance if the proposed system is designed with ASIC.

Capacitance-Voltage Characterization of Ge-Nanocrystal-Embedded MOS Capacitors (Ge 나노입자가 형성된 MOS 캐패시터의 캐패시턴스와 전압 특성)

  • Park, Byoung-Jun;Choi, Sam-Jong;Cho, Kyoung-Ah;Kim, Sang-Sig
    • Journal of IKEEE
    • /
    • v.10 no.2 s.19
    • /
    • pp.156-160
    • /
    • 2006
  • Capacitance versus voltage (C-V) curves of Ge-nanocrystal (NC)-embedded MOS capacitors with and without a single capping Al2O3 layer are characterized in this work. C-V curves of the Ge-NC-embedded MOS capacitor with the A12O3 layer are counterclockwise in the voltage sweeps, which indicates tile presence of charge storages in the Ge NCs by the tunnelling of charge carriers between the Si substrate and the Ge NCs. In the Ge-NC-embedded MOS capacitor without Al2O3 layer, clockwise hysteresis of the C-V curves and leftward shifts of the flat band voltages are observed for the embedded MOS capacitor without the Al2O3 layer. It is suggested that the characteristics of the C-V curves are due to the charge trapping at oxygen vacancies within a SiO2 layer. In addition, the illumination of the white light enhances the lower capacitance part of the C-V hysteresis. The origin for the enhancement is discussed in this paper.

  • PDF