• Journal of KIISE:Software and Applications
• /
• v.34 no.6
• /
• pp.562-571
• /
• 2007

Various researches had been devoted in purpose of improving memory management in terms of performance, efficiency, ease of use, and safety. One of these approaches is a region-based memory management. Each allocation site selects a specific region, after that allocated objects are placed in this region. Memory is reclaimed by destroying the region, freeing all the objects allocated therein. In this paper, we propose reusing of local regions to reduce heap memory usage in memory-limited environments. The basic idea of this proposal is reusing of upper local regions where objects that are allocated to these regions are not accessed until the current method is finished. We believe our method of reusing local regions is able to overcome memory constraints in memory-limited environments.

• 제어로봇시스템학회:학술대회논문집
• /
• 2005.06a
• /
• pp.1098-1100
• /
• 2005

The floorplanning problem is an essential design step in VLSI layout design and it is how to place rectangular modules as density as possible. And then, as the DSM advances, the VLSI chip becomes more congested even though more metal layers are used for routing. Usually, a VLSI chip includes several buses. As design increases in complexity, bus routing becomes a heavy task. To ease bus routing and avoid unnecessary iterations in physical design, we need to consider bus planning in early floorplanning stage. In this paper, we propose a floorplanning method for topological constraint consisting of bus constraint and memory constraint. The proposed algorithms based on Genetic Algorithm(GA) is adopted a sequence pair. For selection control, new objective functions are introduced for topological constraint. Studies on floor planning and cell placement have been reported as being applications of GA to the LSI layout problem. However, no studies have ever seen the effect of applying GA in consideration of topological constraint. Experimental results show improvement of bus and memory constraint.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.27 no.5C
• /
• pp.411-421
• /
• 2002

In this paper, we present a new survivor path memory management method and a dedicated hardware architecture for the design of high-speed Viterbi decoders in modern digital communication systems. In the proposed method, a novel use of k-starting node number deciding circuits enables to acheive the immediate traceback of the merged survivor path from which we can decode output bits, and results in smaller survivor path memory size and processing delay time than the previously known methods. Also, in the proposed method, the survivor path memory can be constructed with ease using a simple standard dual-ported memory since one read-pointer and one write-pointer, that are updated at the same rate, are required for managing the survivor path: the previously known algorithms require either complex k-ported memory structure or k-times faster read capability than write. With a moderate hardware cost for immediate traceback capability the proposed method is superior to the previously known methods for high-speed Viterbi decoding.

• Korean Medical Education Review
• /
• v.12 no.2
• /
• pp.27-33
• /
• 2010

The purpose of this study was to review the definition of cognitive load (CL), the relationship between CL and instructional design, and to provide a viewpoint of CL in curriculum and instructional design in medical education. Cognitive load theory (CLT) makes use of three hypotheses about the structure of human memory: working memory (WM) is limited in terms of the amount of information it can hold, in contrast with WM, long term memory is assumed to have no limits and organizes information as schemata. CL indicates the mental load on the limitation of WM. CLT has been used to design instructional interventions that help to ease the learning process. Extraneous CL is related to irrelevant instructional interventions, while intrinsic CL is the complexity of the information itself. Germane CL is the cognitive process for acquiring schema formation. It is a necessary CL to achieve deeper comprehension and solve problems. The range of medical education includes complex, multifaceted and knowledge-rich domains with clinical skills and attitudes. Therefore, CLT may be used to guide instructional design in medical education in terms of decreasing extraneous CL, adjusting intrinsic CL and enhancing the germane CL.

• Journal of KIISE:Computer Systems and Theory
• /
• v.30 no.9
• /
• pp.461-476
• /
• 2003

Due to the implementation ease and alleviation of memory bottleneck effect, NUMA architecture has dominated in the multiprocessor systems for the past several years. However, because the NUMA system distributes memory in each node, frequent remote memory access is a key factor of performance degradation. Therefore, efficient design of RAC(Remote Access Cache) in NUMA system is critical for performance improvement. In this paper, we suggest Multi-Grain RAC which can adaptively control the RAC line size, with respect to each application behavior Then we simulate NUMA system with multi-grain RAC using MINT, event-driven memory hierarchy simulator. and analyze the performance results. At first, with profile-based determination method, we verify the optimal RAC line size for each application and, then, we compare and analyze the performance differences among NUMA systems with normal RAC, with optimal line size RAC, and with multi-grain RAC. The simulation shows that the worst case can be always avoided and results are very close to optimal case with any combination of application and RAC format.

• IEIE Transactions on Smart Processing and Computing
• /
• v.5 no.5
• /
• pp.310-318
• /
• 2016

Emerging technologies such as the Internet of Things (IoT) and the Advanced Driver Assistant System (ADAS) often have image transmission functions with tough constraints, like low power and/or low delay, which require that they adopt line-based, low memory compression methods instead of existing frame-based image compression standards. Bit rate control in the conventional frame-based compression systems requires a lot of hardware resources when the scope of handled data falls at the frame level. On the other hand, attempts to reduce the heavy hardware resource requirement by focusing on line-level processing yield uneven image quality through the frame. In this paper, we propose a bit rate control that maintains consistency in image quality through the frame and improves the legibility of text regions. To find the line characteristics, the proposed bit rate control tests each line for ease of compression and the existence of text. Experiments on the proposed bit rate control show peak signal-to-noise ratios (PSNRs) similar to those of conventional bit rate controls, but with the use of significantly fewer hardware resources.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.31A no.10
• /
• pp.21-30
• /
• 1994

We discussed the Distributed Control System's design on preface and analyzed time of the real-time communication by using designed system. The DCS proposed in this thesis was implemented to network file system having recovery advantage and shared memory method to access file system of a Remote Station with ease. Also, this system minimized the network delay-time by using the real-time VME147 board. In implemented DCS, the performance analysis of real-time process of a Remote Station was done to get the total time for reak-tune communication from a Remote Station to the Central Station after terminating of process. For the analysis of system performance, we experiented by three steps. Firstly, we measuredthe processing the of LOOP function that real-time CPU convertes to-2,500~10.000 values from the input data of the Analog Interface Card. Secondly, we measured the processing time of the LOGIC function and the LOOP function. Lastly, we measured total processing time for communication from a Remote Station to the Centrol Station.

• Journal of Digital Convergence
• /
• v.6 no.4
• /
• pp.25-34
• /
• 2008

This study explores the component factors of innovation brand to build organizational culture of government ministries. A perception of organizational officers on innovation brand is ranked orderly by brand awareness(recognition, discrimination), brand loyalty (identification, ease of memory, meaning diffusion, reaction of customer needs), brand salience, brand knowledge and brand innovation. The results of factor analysis classify the component factors with factor1(brand awareness, brand loyalty) and factor2(brand innovation). This results indicate that the officers definitely recognize the value of innovation brand and brand identity. The brand discrimination and brand loyalty can also positively affect perception on brand innovation.

• Journal of Digital Convergence
• /
• v.7 no.2
• /
• pp.1-12
• /
• 2009

This study explored which the component factors on innovation brand to building an organizational culture of government. The innovation brand perception of organizational officers are in order brand awareness(recognition, discrimination) and brand loyalty(identification, ease of memory, meaning diffusion, the reaction of customer needs), brand salience, brand knowledge and brand innovation. The result of Importance-Performance analysis are as follows. We can see that Brand loyalty have Quadrant I meaning good management implementation. Brand Knowledge have Quadrant II meaning concentrate improving. Brand Uniqueness have Quadrant III meaning improving. And Recognition, familiarity and salience have Quadrant IV meaning low relative importance and high performance. The Quadrant IV consider the cost and benefit of brand management.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.17 no.2
• /
• pp.178-183
• /
• 2004

PBT thin film was known to be a representative for the FeRAM devices because of its good ferroelectric proporties and the ease in fabricating the thin film. However, there have been several problems such as polarization fatigue and leakage current in memory devices with a PZT thin film. In this study, Sm-dolled PZT thin films were fabricated by the so1-gel method, and their ferroelectric and dielectric proportrics were compared as a function of Sm content. We investigated the effect of the Sm dopant on structural and electrical properties of PZT film. Sm-doped PZT thin films on the Pt/Ti/SiO$_2$/Si substrates have been prepared by a sol-gel method. The remanent polarization and coercive field decreased with increasing the concentration of Sm. The dielectric constant and dielectric loss decreased with Increasing Sm content. Sm-doped PZT thin films showed improved fatigue characteristics compared to the undoped PZT thin film.