• Title/Summary/Keyword: E-beam deposition

Search Result 234, Processing Time 0.029 seconds

Real-Time Spacer Etch-End Point Detection (SE-EPD) for Self-aligned Double Patterning (SADP) Process

  • Han, Ah-Reum;Lee, Ho-Jae;Lee, Jun-Yong;Hong, Sang-Jeen
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.02a
    • /
    • pp.436-437
    • /
    • 2012
  • Double patterning technology (DPT) has been suggested as a promising candidates of the next generation lithography technology in FLASH and DRAM manufacturing in sub-40nm technology node. DPT enables to overcome the physical limitation of optical lithography, and it is expected to be continued as long as e-beam lithography takes place in manufacturing. Several different processes for DPT are currently available in practice, and they are litho-litho-etch (LLE), litho-etch-litho-etch (LELE), litho-freeze-litho-etch (LFLE), and self-aligned double patterning (SADP) [1]. The self-aligned approach is regarded as more suitable for mass production, but it requires precise control of sidewall space etch profile for the exact definition of hard mask layer. In this paper, we propose etch end point detection (EPD) in spacer etching to precisely control sidewall profile in SADP. Conventional etch EPD notify the end point after or on-set of a layer being etched is removed, but the EPD in spacer etch should land-off exactly after surface removal while the spacer is still remained. Precise control of real-time in-situ EPD may help to control the size of spacer to realize desired pattern geometry. To demonstrate the capability of spacer-etch EPD, we fabricated metal line structure on silicon dioxide layer and spacer deposition layer with silicon nitride. While blanket etch of the spacer layer takes place in inductively coupled plasma-reactive ion etching (ICP-RIE), in-situ monitoring of plasma chemistry is performed using optical emission spectroscopy (OES), and the acquired data is stored in a local computer. Through offline analysis of the acquired OES data with respect to etch gas and by-product chemistry, a representative EPD time traces signal is derived. We found that the SE-EPD is useful for precise control of spacer etching in DPT, and we are continuously developing real-time SE-EPD methodology employing cumulative sum (CUSUM) control chart [2].

  • PDF

Electrical Characteristics of Ni/Ti/Al Ohmic Contacts to Al-implanted p-type 4H-SiC (Al 이온 주입된 p-type 4H-SiC에 형성된 Ni/Ti/Al Ohmic Contact의 전기적 특성)

  • Joo, Sung-Jae;Song, Jae-Yeol;Kang, In-Ho;Bahng, Wook;Kim, Sang-Cheol;Kim, Nam-Kyun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.21 no.11
    • /
    • pp.968-972
    • /
    • 2008
  • Ni/Ti/Al multilayer system ('/'denotes the deposition sequence) was tested for low-resistance ohmic contact formation to Al-implanted p-type 4H-SiC. Ni 30 nm / Ti 50 nm / Al 300 nm layers were sequentially deposited by e-beam evaporation on the 4H-SiC samples which were implanted with Al (norminal doping concentration = $4\times10^{19}cm^{-3}$) and then annealed at $1700^{\circ}C$ for dopant activation. Rapid thermal anneal (RTA) temperature for ohmic contact formation was varied in the range of $840\sim930^{\circ}C$. Specific contact resistances were extracted from the measured current vs. voltage (I-V) data of linear- and circular transfer length method (TLM) patterns. In constrast to Ni contact, Ni/Ti/Al contact shows perfectly linear I-V characteristics, and possesses much lower contact resistance of about $2\sim3\times10^{-4}\Omega{\cdot}cm^2$ even after low-temperature RTA at $840^{\circ}C$, which is about 2 orders of magnitude smaller than that of Ni contact. Therefore, it was shown that RTA temperature for ohmic contact formation can be lowered to at least $840^{\circ}C$ without significant compromise of contact resistance. X-ray diffraction (XRD) analysis indicated the existence of intermetallic compounds of Ni and Al as well as $NiSi_{1-x}$, but characteristic peaks of $Ti_{3}SiC_2$, a probable narrow-gap interfacial alloy responsible for low-resistance Ti/Al ohmic contact formation, were not detected. Therefore, Al in-diffusion into SiC surface region is considered to be the dominant mechanism of improvement in conduction behavior of Ni/Ti/Al contact.

저온 공정 온도에서 $Al_2O_3$ 게이트 절연물질을 사용한 InGaZnO thin film transistors

  • 우창호;안철현;김영이;조형균
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2010.06a
    • /
    • pp.11-11
    • /
    • 2010
  • Thin-film-transistors (TFTs) that can be deposited at low temperature have recently attracted lots of applications such as sensors, solar cell and displays, because of the great flexible electronics and transparent. Transparent and flexible transistors are being required that high mobility and large-area uniformity at low temperature [1]. But, unfortunately most of TFT structures are used to be $SiO_2$ as gate dielectric layer. The $SiO_2$ has disadvantaged that it is required to high driving voltage to achieve the same operating efficiency compared with other high-k materials and its thickness is thicker than high-k materials [2]. To solve this problem, we find lots of high-k materials as $HfO_2$, $ZrO_2$, $SiN_x$, $TiO_2$, $Al_2O_3$. Among the High-k materials, $Al_2O_3$ is one of the outstanding materials due to its properties are high dielectric constant ( ~9 ), relatively low leakage current, wide bandgap ( 8.7 eV ) and good device stability. For the realization of flexible displays, all processes should be performed at very low temperatures, but low temperature $Al_2O_3$ grown by sputtering showed deteriorated electrical performance. Further decrease in growth temperature induces a high density of charge traps in the gate oxide/channel. This study investigated the effect of growth temperatures of ALD grown $Al_2O_3$ layers on the TFT device performance. The ALD deposition showed high conformal and defect-free dielectric layers at low temperature compared with other deposition equipments [2]. After ITO was wet-chemically etched with HCl : $HNO_3$ = 3:1, $Al_2O_3$ layer was deposited by ALD at various growth temperatures or lift-off process. Amorphous InGaZnO channel layers were deposited by rf magnetron sputtering at a working pressure of 3 mTorr and $O_2$/Ar (1/29 sccm). The electrodes were formed with electron-beam evaporated Ti (30 nm) and Au (70 nm) bilayer. The TFT devices were heat-treated in a furnace at $300^{\circ}C$ and nitrogen atmosphere for 1 hour by rapid thermal treatment. The electrical properties of the oxide TFTs were measured using semiconductor parameter analyzer (4145B), and LCR meter.

  • PDF

The improvement of electrical properties of InGaZnO (IGZO)4(IGZO) TFT by treating post-annealing process in different temperatures.

  • Kim, Soon-Jae;Lee, Hoo-Jeong;Yoo, Hee-Jun;Park, Gum-Hee;Kim, Tae-Wook;Roh, Yong-Han
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2010.08a
    • /
    • pp.169-169
    • /
    • 2010
  • As display industry requires various applications for future display technology, which can guarantees high level of flexibility and transparency on display panel, oxide semiconductor materials are regarded as one of the best candidates. $InGaZnO_4$(IGZO) has gathered much attention as a post-transition metal oxide used in active layer in thin-film transistor. Due to its high mobility fabricated at low temperature fabrication process, which is proper for application to display backplanes and use in flexible and/or transparent electronics. Electrical performance of amorphous oxide semiconductors depends on the resistance of the interface between source/drain metal contact and active layer. It is also affected by sheet resistance on IGZO thin film. Controlling contact/sheet resistance has been a hot issue for improving electrical properties of AOS(Amorphous oxide semiconductor). To overcome this problem, post-annealing has been introduced. In other words, through post-annealing process, saturation mobility, on/off ratio, drain current of the device all increase. In this research, we studied on the relation between device's resistance and post-annealing temperature. So far as many post-annealing effects have been reported, this research especially analyzed the change of electrical properties by increasing post-annealing temperature. We fabricated 6 main samples. After a-IGZO deposition, Samples were post-annealed in 5 different temperatures; as-deposited, $100^{\circ}C$, $200^{\circ}C$, $300^{\circ}C$, $400^{\circ}C$ and $500^{\circ}C$. Metal deposition was done on these samples by using Mo through E-beam evaporation. For analysis, three analysis methods were used; IV-characteristics by probe station, surface roughness by AFM, metal oxidation by FE-SEM. Experimental results say that contact resistance increased because of the metal oxidation on metal contact and rough surface of a-IGZO layer. we can suggest some of the possible solutions to overcome resistance effect for the improvement of TFT electrical performances.

  • PDF

Highly ordered In2O3 zig-zag nanocolumns for selective detection of acetone (아세톤의 선택적 감지를 위한 In2O3 zig-zag nanocolumns)

  • Jae Han Chung;Ho-Gyun Kim;Yun-Haeng Cho;Junho Hwang;See-Hyung Park;Sungwoo Sohn;Su Bin Jung;Eunsol Lee;Kwangjae Lee;Young-Seok Shim
    • Journal of the Korean institute of surface engineering
    • /
    • v.57 no.1
    • /
    • pp.38-48
    • /
    • 2024
  • We fabricated In2O3 zig-zag nanocolumns(ZZNCs) by oblique angle deposition method based on e-beam evaporator for highly sensitive and selective CH3COCH3 sensor. Our results indicate that as the ZZNCs layer stacks, the gas response also increases. In comparison to thin films, ZZNCs at 5 layer show a 117-fold enhancement in gas response and a rapid response time (~2 s). When measured with various gases, it showed a high selectivity towards acetone. Under conditions of 80% R.H., exposure to CH3COCH3 gas theoretically indicated a detection limit of 1.2 part-per-billion(ppb). These results suggest the potential of In2O3 ZZNCs as a breath analyzer for the diagnosis of diabetes.

Fabrication of $TiO_{2}$ In-line Reflection Mirror and Its Characteristics for Fiber Optic Fabry-Perot Interferometric Sensor (광섬유 Fabry-Perot 간섭형 센서 제조를 위한 $TiO_{2}$ 반사막의 형성 및 그 특성)

  • Park, Dong-Soo;Kim, Myung-Gyoo;Kim, Chang-Won;Lee, Jung-Hee;Kang, Shin-Won;Sohn, Byung-Ki
    • Journal of Sensor Science and Technology
    • /
    • v.4 no.3
    • /
    • pp.71-79
    • /
    • 1995
  • For the fabrication of high sensitive intrinsic fiber optic Fabry-Perot interferometeric sensor, the deposition conditions of $TiO_{2}$ thin film used to the internal mirrors of the sensor were investigated. The $TiO_{2}$ film deposited by RF magnetron sputter had higher refractive index ($2.36{\sim}2.48$) and better stoiciometry (O/Ti = 2) than that deposited bye-beam evaporator. In the case of forming $TiO_{2}$ internal mirror by using fusion splicing technique, the $TiO_{2}$ reflection mirror deposited by RF magnetron sputter in the condition of 120W RF power showed high. reflectance and excellent controllability of reflection power. The fabricated intrinsic fiber optic Fabry-Perot interferometer with two $TiO_{2}$ internal mirrors deposited under the condition showed very stable fringe patterns. It is, therefore, expected that the interferometer will be applicable to various high precision sensors.

  • PDF

Study of Localized Surface Plasmon Polariton Effect on Radiative Decay Rate of InGaN/GaN Pyramid Structures

  • Gong, Su-Hyun;Ko, Young-Ho;Kim, Je-Hyung;Jin, Li-Hua;Kim, Joo-Sung;Kim, Taek;Cho, Yong-Hoon
    • Proceedings of the Korean Vacuum Society Conference
    • /
    • 2012.08a
    • /
    • pp.184-184
    • /
    • 2012
  • Recently, InGaN/GaN multi-quantum well grown on GaN pyramid structures have attracted much attention due to their hybrid characteristics of quantum well, quantum wire, and quantum dot. This gives us broad band emission which will be useful for phosphor-free white light emitting diode. On the other hand, by using quantum dot emission on top of the pyramid, site selective single photon source could be realized. However, these structures still have several limitations for the single photon source. For instance, the quantum efficiency of quantum dot emission should be improved further. As detection systems have limited numerical aperture, collection efficiency is also important issue. It has been known that micro-cavities can be utilized to modify the radiative decay rate and to control the radiation pattern of quantum dot. Researchers have also been interested in nano-cavities using localized surface plasmon. Although the plasmonic cavities have small quality factor due to high loss of metal, it could have small mode volume because plasmonic wavelength is much smaller than the wavelength in the dielectric cavities. In this work, we used localized surface plasmon to improve efficiency of InGaN qunatum dot as a single photon emitter. We could easily get the localized surface plasmon mode after deposit the metal thin film because lnGaN/GaN multi quantum well has the pyramidal geometry. With numerical simulation (i.e., Finite Difference Time Domain method), we observed highly enhanced decay rate and modified radiation pattern. To confirm these localized surface plasmon effect experimentally, we deposited metal thin films on InGaN/GaN pyramid structures using e-beam deposition. Then, photoluminescence and time-resolved photoluminescence were carried out to measure the improvement of radiative decay rate (Purcell factor). By carrying out cathodoluminescence (CL) experiments, spatial-resolved CL images could also be obtained. As we mentioned before, collection efficiency is also important issue to make an efficient single photon emitter. To confirm the radiation pattern of quantum dot, Fourier optics system was used to capture the angular property of emission. We believe that highly focused localized surface plasmon around site-selective InGaN quantum dot could be a feasible single photon emitter.

  • PDF

Property of Nickel Silicide with 60 nm and 20 nm Hydrogenated Amorphous Silicon Prepared by Low Temperature Process (60 nm 와 20 nm 두께의 수소화된 비정질 실리콘에 따른 저온 니켈실리사이드의 물성 변화)

  • Kim, Joung-Ryul;Park, Jong-Sung;Choi, Young-Youn;Song, Oh-Sung
    • Journal of the Korean Vacuum Society
    • /
    • v.17 no.6
    • /
    • pp.528-537
    • /
    • 2008
  • 60 nm and 20 nm thick hydrogenated amorphous silicon(a-Si:H) layers were deposited on 200 nm $SiO_2$/single-Si substrates by inductively coupled plasma chemical vapor deposition(ICP-CVD). Subsequently, 30 nm-Ni layers were deposited by an e-beam evaporator. Finally, 30 nm-Ni/(60 nm and 20 nm) a-Si:H/200 nm-$SiO_2$/single-Si structures were prepared. The prepared samples were annealed by rapid thermal annealing(RTA) from $200^{\circ}C$ to $500^{\circ}C$ in $50^{\circ}C$ increments for 40 sec. A four-point tester, high resolution X-ray diffraction(HRXRD), field emission scanning electron microscopy(FE-SEM), transmission electron microscopy(TEM), and scanning probe microscopy(SPM) were used to examine the sheet resistance, phase transformation, in-plane microstructure, cross-sectional microstructure, and surface roughness, respectively. The nickel silicide from the 60 nm a-Si:H substrate showed low sheet resistance from $400^{\circ}C$ which is compatible for low temperature processing. The nickel silicide from 20 nm a-Si:H substrate showed low resistance from $300^{\circ}C$. Through HRXRD analysis, the phase transformation occurred with silicidation temperature without a-Si:H layer thickness dependence. With the result of FE-SEM and TEM, the nickel silicides from 60 nm a-Si:H substrate showed the microstructure of 60 nm-thick silicide layers with the residual silicon regime, while the ones from 20 nm a-Si:H formed 20 nm-thick uniform silicide layers. In case of SPM, the RMS value of nickel silicide layers increased as the silicidation temperature increased. Especially, the nickel silicide from 20 nm a-Si:H substrate showed the lowest RMS value of 0.75 at $300^{\circ}C$.

Interface study of ion irradiated Cu/Ni/Cu(001)/Si thin film by X-ray reflectivity (이온 조사된 Cu/Ni/Cu(001)/Si 자성박막에 있어서 X-ray reflectivity를 이용한 계면 연구)

  • Kim, T.G.;Song, J.H.;Lee, T.H.;Chae, K.H.;Hwang, H.M.;Jeon, G.Y.;Lee, J;Jeong, K.;Whang, C.N.;Lee, J.S.;Lee, K.B.
    • Journal of the Korean Magnetics Society
    • /
    • v.12 no.5
    • /
    • pp.184-188
    • /
    • 2002
  • The Cu/Ni/Cu(002)/Si(100) films which have perpendicular magnetic anisotropy were deposited by e-beam evaporation methods. From the reflection high energy electron diffraction pattern, the films were confirmed to be grown epitaxially on silicon. After 2X lots ions/$\textrm{cm}^2$ C+ irradiation, magnetic easy-axis was changed from surface normal to in-plane as shown in the hysteresis loop of magneto-optical Kerr effects. It became manifest from analysis of X-ray reflectivity and grazing incident X-ray diffraction that even though interface between top Cu layer and Ni layer became rougher, the contrast of Cu and Ni's electron density became manifest after ion irradiation. In addition, the strain after deposition of the films was relaxed after ion irradiation. Strain relaxation related with change of magnetic properties and mechanism of intermixed layer's formation was explained by thermo-chemical driving force due to elastic and inelastic collision of ions.

Characteristics of MHEMT Devices Having T-Shaped Gate Structure for W-Band MMIC (W-Band MMIC를 위한 T-형태 게이트 구조를 갖는 MHMET 소자 특성)

  • Lee, Jong-Min;Min, Byoung-Gue;Chang, Sung-Jae;Chang, Woo-Jin;Yoon, Hyung Sup;Jung, Hyun-Wook;Kim, Seong-Il;Kang, Dong Min;Kim, Wansik;Jung, Jooyong;Kim, Jongpil;Seo, Mihui;Kim, Sosu
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.33 no.2
    • /
    • pp.99-104
    • /
    • 2020
  • In this study, we fabricated a metamorphic high-electron-mobility transistor (mHEMT) device with a T-type gate structure for the implementation of W-band monolithic microwave integrated circuits (MMICs) and investigated its characteristics. To fabricate the mHEMT device, a recess process for etching of its Schottky layer was applied before gate metal deposition, and an e-beam lithography using a triple photoresist film for the T-gate structure was employed. We measured DC and RF characteristics of the fabricated device to verify the characteristics that can be used in W-band MMIC design. The mHEMT device exhibited DC characteristics such as a drain current density of 747 mA/mm, maximum transconductance of 1.354 S/mm, and pinch-off voltage of -0.42 V. Concerning the frequency characteristics, the device showed a cutoff frequency of 215 GHz and maximum oscillation frequency of 260 GHz, which provide sufficient performance for W-band MMIC design and fabrication. In addition, active and passive modeling was performed and its accuracy was evaluated by comparing the measured results. The developed mHEMT and device models could be used for the fabrication of W-band MMICs.