• 제목/요약/키워드: Dual Maximum control logic

검색결과 4건 처리시간 0.018초

VAV 터미널 박스의 최소풍량 제어방식 비교 연구 (A Study on the Comparison Analysis of Minimum Airflow Control Logic of VAV Terminal Box)

  • 조영흠;강수현;성윤복
    • 한국태양에너지학회 논문집
    • /
    • 제32권4호
    • /
    • pp.96-102
    • /
    • 2012
  • The minimum airflow of VAV terminal boxes is a key factor for comfort, indoor air quality(IAQ) and energy cost. If the minimum airflow is not reasonable, it would waste energy and make IAQ problems. There are two types of VAV terminal box control logic. One is the single maximum, another is the dual maximum control logic. Dual maximum control logic is more efficiency way to reduce the energy consumption. It has a minimum airflow set point and a heating maximum set point. It allows the minimum airflow set point to be much lower than single maximum control logic. A building simulation was conducted to evaluate the energy consumption and the IAQ according to the control logic of the V AV terminal box. In the simulation, dual maximum control logic can save the energy up to 6.5% compared to the single maximum control logic.

유압 서보 모터를 위한 $e-{\Delta}e$ 위상평면을 이용한 이중 퍼지 로직 제어기 설계 (Design of Dual Fuzzy Logic Controller using $e-{\Delta}e$ Phase Plane for Hydraulic Servo Motor)

  • 신위재;문정훈
    • 융합신호처리학회논문지
    • /
    • 제8권3호
    • /
    • pp.222-226
    • /
    • 2007
  • 본 연구에서는 응답의 과도영역에서 특징점의 각 영역과 $e-{\Delta}e$ 위상평면을 이용하여 이중 퍼지룰을 구성하였다. 구성된 퍼지 제어룰은 기본 퍼지제어 룰에 비해 상승시간, 지연시간, 최대오브슈트 등을 줄일 수 있었으며 퍼지 룰의 제안방법은 $e-{\Delta}e$ 위상평면에서 하나의 퍼지룰은 과도영역에서 정상상태오차를 일으키고 다른 퍼지 제어 룰은 정상상태오차를 감소시키고 수렴영역에서 빠르게 수렴하도록 교대로 사용한다. 또한 $e-{\Delta}e$ 위상평면에서의 두 개의 퍼지 룰은 플랜트의 응답 특성에 따라 교체시기를 결정한다. DSP 프로세서를 사용하는 유압서보 모터 제어시스템을 통한 실험의 결과로서 제안된 이중 퍼지 제어 룰은 기본 퍼지 제어 룰에 비해 빠른 상승시간, 정정시간등 양호한 응답을 얻을 수 있음을 확인하였다.

  • PDF

주파수 합성기용 GaAs prescalar IC 설계 및 제작 (Desing and fabrication of GaAs prescalar IC for frequency synthesizers)

  • 윤경식;이운진
    • 한국통신학회논문지
    • /
    • 제21권4호
    • /
    • pp.1059-1067
    • /
    • 1996
  • A 128/129 dual-modulus prescalar IC is designed for application to frequency synthesizers in high frequency communication systems. The FET logic used in this design is SCFL(Source Coupled FET Logic), employing depletion-mode 1.mu.m gate length GaAs MESFETs with the threshold voltage of -1.5V. This circuit consists of 8 flip-flops, 3 OR gates, 2 NOR gates, a modulus control buffer and I/O buffers, which are integrated with about 440 GaAs MESFETs on dimensions of 1.8mm. For $V_{DD}$ and $V_{SS}$ power supply voltages 5V and -3.3V Commonly used in TTL and ECL circuits are determined, respectively. The simulation results taking into account the threshold voltage variation of .+-.0.2V and the power supply variation of .+-.1V demonstrate that the designed prescalar can operate up to 2GHz. This prescalar is fabricated using the ETRI MMIC foundary process and the measured maximum operating frquency is 621MHz.

  • PDF

A Novel Dual-Input Boost-Buck Converter with Coupled Inductors for Distributed Thermoelectric Generation Systems

  • Zhang, Junjun;Wu, Hongfei;Sun, Kai;Xing, Yan;Cao, Feng
    • Journal of Power Electronics
    • /
    • 제15권4호
    • /
    • pp.899-909
    • /
    • 2015
  • A dual-input boost-buck converter with coupled inductors (DIBBC-CI) is proposed as a thermoelectric generator (TEG) power conditioner with a wide input voltage range. The DIBBC-CI is built by cascading two boost cells and a buck cell with shared inverse coupled filter inductors. Low current ripple on both sides of the TEG and the battery are achieved. Reduced size and power losses of the filter inductors are benefited from the DC magnetic flux cancellation in the inductor core, leading to high efficiency and high power density. The operational principle, impact of coupled inductors, and design considerations for the proposed converter are analyzed in detail. Distributed maximum power point tracking, battery charging, and output control are implemented using a competitive logic to ensure seamless switching among operational modes. Both the simulation and experimental results verify the feasibility of the proposed topology and control.