• Journal of Sensor Science and Technology
• /
• v.26 no.2
• /
• pp.122-127
• /
• 2017

Graphene grown on copper-foil substrates by chemical vapor deposition (CVD) has been attracting interest for sensor applications due to an extraordinary high surface-to-volume ratio and capability of large-scale device fabrication. However, CVD graphene has a polycrystalline structure and a high density of grain boundaries degrading its electrical properties. Recently, processes such as electropolishing for flattening copper substrate has been applied before growth in order to increase the grain size of graphene. In this study, we systemically analyzed the effects of the process condition of electropolishing copper foil on the quality of CVD graphene. We observed that electropolishing process can reduce surface roughness of copper foil, increase the grain size of CVD graphene, and minimize the density of double-layered graphene regions. However, excessive process time can rather increase the copper foil surface roughness and degrade the quality of CVD graphene layers. This work shows that an optimized electropolishing process on copper substrates is critical to obtain high-quality and uniformity CVD graphene which is essential for practical sensor applications.

• Journal of the Korean institute of surface engineering
• /
• v.29 no.6
• /
• pp.847-850
• /
• 1996

The bi-layered films composed of Co-Cr-Ta layers and paramagnetic $Co_{67}Cr_{33}$ underlayer were deposited by suing Facing Targets Sputtering(FTS). The effects of $Co_{67}Cr_{33}$ underlayer on the crystallographic and magnetic characteristics of the Co-Cr-Ta layer deposited on the underlayer was investigated. The diffraction intensity $I_{p(002)}$ of Co-Cr-Ta layers on the $Co_{67}Cr_{33}$ layer was stronger than that of single layer and Co-Cr-Ta/Ti double layer. Therefore, the crystallinity of Co-Cr-Ta layer was imporved by the $Co_{67}Cr_{33}$ underlayer rather than Ti ones. However, te coercivity H$_{c\bot}$ of Co-Cr-Ta layers deposited on $Co_{67}Cr_{33}$ underlayer was as low as 250 Oe even at substrate temperature of $220^{\circ}C$. This H$_{c\bot}$ decrease seems to be attributed to the effect of the $Co_{67}Cr_{33}$ underlayer as well as interval time between deposition of the underlayer and the Co-Cr-Ta layer.

• Proceedings of the Materials Research Society of Korea Conference
• /
• 2012.05a
• /
• pp.110.1-110.1
• /
• 2012

Recently, advances in ZnO based oxide semiconductor materials have accelerated the development of thin-film transistors (TFTs), which are the building blocks for active matrix flat-panel displays including liquid crystal displays (LCD) and organic light-emitting diodes (OLED). However, the electrical performances of oxide semiconductors are significantly affected by interactions with the ambient atmosphere. Jeong et al. reported that the channel of the IGZO-TFT is very sensitive to water vapor adsorption. Thus, water vapor passivation layers are necessary for long-term current stability in the operation of the oxide-based TFTs. In the present work, $Al_2O_3$ and $TiO_2$ thin films were deposited on poly ether sulfon (PES) and $SnO_x$-based TFTs by electron cyclotron resonance atomic layer deposition (ECR-ALD). And enhancing the WVTR (water vapor transmission rate) characteristics, barrier layer structure was modified to $Al_2O_3/TiO_2$ layered structure. For example, $Al_2O_3$, $TiO_2$ single layer, $Al_2O_3/TiO_2$ double layer and $Al_2O_3/TiO_2/Al_2O_3/TiO_2$ multilayer were studied for enhancement of water vapor barrier properties. After thin film water vapor barrier deposited on PES substrate and $SnO_x$-based TFT, thin film permeation characteristics were three orders of magnitude smaller than that without water vapor barrier layer of PES substrate, stability of $SnO_x$-based TFT devices were significantly improved. Therefore, the results indicate that $Al_2O_3/TiO_2$ water vapor barrier layers are highly proper for use as a passivation layer in $SnO_x$-based TFT devices.

• Membrane Journal
• /
• v.33 no.4
• /
• pp.191-200
• /
• 2023

Polyethersulfone (PES) is a widely employed membrane material for water and industrial purification applications owing to its hydrophilicity and ease of phase separation. However, PES membranes and filters prepared using the nonsolvent induced phase separation method often encounter significant flux decline due to pore clogging and cake layer formation on the dense membrane surfaces. Our investigation revealed that tight microfiltration or loose ultrafiltration membranes can be subject to physical fouling due to the formation of a dense skin layer on the bottom side caused by water intrusion to the gap between the shrank membrane and the substrate. To investigate the effect of the bottom surface porosity on membrane fouling, two membranes with the same selective layers but different sub-layer structures were prepared using single and double layer casting methods, respectively. The double layered PES membrane with highly porous bottom surface showed high flux and physical fouling tolerance compared to the pristine single layer membrane. This study highlights the importance of physical optimization of the membrane structure to prevent membrane fouling.

• Journal of the Korean Ceramic Society
• /
• v.43 no.5 s.288
• /
• pp.299-303
• /
• 2006

In this paper, anode supported SOFC with columnar structured YSZ electrolyte was fabricated via Electron Beam Physical Vapor Deposition (EBPVD) method. Liquid condensation process was employed for the preparation of NiO-YSZ substrate and the high power electron beam deposition method was used for the deposition of YSZ electrolyte film. Double layered cathode with LSM-YSZ and LSM was printed on electrolyte via screen-printing method and fired at $1150^{\circ}C$ in air atmosphere for 3 h. The electrochemical performance and the long-term stability of $5{\times}5cm^2$ single cell were investigated with DC current-voltage characteristics and AC-impedance spectroscopy. According to the investigation, $5{\times}5cm^2$ sized unit cell showed the maximum power density of around $0.76W/cm^2$ at $800^{\circ}C$ and maintained the stable performance over 400 h.

• Journal of the Korean Ceramic Society
• /
• v.53 no.4
• /
• pp.393-399
• /
• 2016

We have successfully fabricated 3D (3-dimensional) nanostructures of $TiO_2$ coated with a $g-C_3N_4$ layer via hydrothermal and sintering methods to enhance photoelectrochemical (PEC) performance. Due to the coupling of $TiO_2$ and $g-C_3N_4$, the nanostructures exhibited good performance as the higher conduction band of $g-C_3N_4$, which can be combined with $TiO_2$. To fabricate 3D nanostructures of $g-C_3N_4/TiO_2$, $TiO_2$ was first grown as a double layer structure on FTO (Fluorine-doped tin oxide) substrate at $150^{\circ}C$ for 3 h. After this, the $g-C_3N_4$ layer was coated on the $TiO_2$ film at $520^{\circ}C$ for 4 h. As-prepared samples were varied according to loading of melamine powder, with values of loading of 0.25 g, 0.5 g, 0.75 g, and 1 g. From SEM and TEM analysis, it was possible to clearly observe the 3D sample morphologies. From the PEC measurement, 0.5 g of $g-C_3N_4/TiO_2$ film was found to exhibit the highest current density of $0.12mA/cm^2$, along with a long-term stability of 5 h. Compared to the pristine $TiO_2$, and to the 0.25 g, 0.75 g, and 1 g $g-C_3N_4/TiO_2$ films, the 0.5 g of $g-C_3N_4/TiO_2$ sample was coated with a thin $g-C_3N_4$ layer that caused separation of the electrons and the holes; this led to a decreasing recombination. This unique structure can be used in photoelectrochemical applications.