• Title/Summary/Keyword: Digital error correction

Search Result 222, Processing Time 0.03 seconds

A Digital Acoustic Transceiver for Underwater Acoustic Communication

  • Park Jong-Won;Choi Youngchol;Lim Yong-Kon;Kim Youngkil
    • The Journal of the Acoustical Society of Korea
    • /
    • v.24 no.3E
    • /
    • pp.109-114
    • /
    • 2005
  • In this paper, we present a phase coherent all-digital transceiver for underwater acoustic communication, which allows the system to reduce complexity and increase robustness in time variant underwater environments. It is designed in the digital domain except for transducers and amplifiers and implemented by using a multiple digital signal processors (DSPs) system. For phase coherent reception, conventional systems employed phase-locked loop (PLL) and delay-locked loop (DLL) for synchronization, but this paper suggests a frame synchronization scheme based on the quadrature receiver structure without using phase information. We show experimental results in the underwater anechoic basin at MOERI. The results show that the adaptive equalizer compensates frame synchronization error and the correction capability is dependent on the length of equalizer.

Enhancing the Accuracy for the Open-loop Resolver to Digital Converters

  • Karabeyli, Fikret Anil;Alkar, Ali Ziya
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.1
    • /
    • pp.192-200
    • /
    • 2018
  • In this study, improvements for error correction, speed, position, and rotation calculation algorithms have been proposed to be used in resolver to digital conversion (RDC) systems. The proposed open-loop system drives the resolver and uses the output signals of the resolver signal to estimate the real time position, the instant speed, and the rotation count with high resolution and accuracy even at high speeds and noise. The proposed solution implements strong features of both closed and open loop based systems while eliminating their weak points. The improvements proposed is resistant to noise owing to digital FIR filter and data averaging techniques. The implementation used for proof of concept is implemented on a hardware using an FPGA and configurable to be used by any resolver.

Design and Implementation of Digital Contents Protection System using Triple DES Algorithm (Triple DES 알고리즘을 이용한 디지털 콘텐츠 보호 시스템 설계 및 구현)

  • 권도윤;이경원;김정호
    • Proceedings of the Korea Contents Association Conference
    • /
    • 2003.05a
    • /
    • pp.160-164
    • /
    • 2003
  • Broadcasting environment of present our country is greeting period of transition that undergo a change to digital broadcasting system in analog broadcasting system continued for last several decades. With change of these broadcasting environment interest about various digital broadcasting contents industry that fill to digital broadcasting infra and unlawfulness reproduction prevention technology far digital broadcasting contents of high added value is rising. According as is converted to digital broadcasting environment interest about reproduction prevention is well-founded to be risen sensitively. First analog broadcasting environment can not remove perfectly error at transmission in receiver, but can reconstruct contents such as original by error correction function in receiver in the case of digital broadcasting environment. Secondarily, although quality of copy is dwindled than original repeat reproduction in case of analog, many copies are available innumerably regardless of number of times of copy keeping quality such as original in the case of digital And third element is possible easily to anyone to on-line along with development of internet in case of digital contents unlike analog. Under these background, this thesis wish to design and implement digital contents protection system to prevent unlawfulness reproduction and distribution of digital contents using Triple DES algorithm.

  • PDF

Modified parity coding for digital holographic data storage system with spatial beam intensity variations (공간적 빔 세기 불 균일성을 가지는 디지털 홀로그래픽 데이터 저장 시스템을 위한 수정된 패리티 코딩)

  • Choi, An-Sik;Jun, Young-Sik;Baek, Woon-Sik
    • Korean Journal of Optics and Photonics
    • /
    • v.14 no.2
    • /
    • pp.150-154
    • /
    • 2003
  • In this paper, we introduce modified parity coding methods to reduce the errors caused by spatial beam intensity variations in a holographic data storage system. We explained the encoding and decoding process of the conventional parity coding and the modified parity coding techniques. We compared the bit-error-rate (BER) performances of the conventional parity coding and the modified parity coding techniques from experimental evaluation.

Performance of Concatenated Reed-Solomon and Convolutional Codes for Digital Modems in HF Data Communications (HF 데이터 통신에서 디지털 모뎀을 위한 RS 및 컨볼루션 부호의 연접 부호 성능)

  • Kim, Jeong-Chang;Yang, Gyu-Sik;Jeong, Gi-Ryong;Park, Dong-Kook;Jung, Sung-Hun
    • Journal of Advanced Navigation Technology
    • /
    • v.16 no.2
    • /
    • pp.190-196
    • /
    • 2012
  • In this paper, we propose an improved error correction code in order to improve the performance of digital modems for HF data communications and verify the performance of the proposed scheme. The proposed scheme employs outer Reed-Solomon codes concatenated with inner convolutional codes. Numerical results show that the proposed system significantly improves the bit error rate performance compared to the conventional PACTOR-III modems. Hence, the proposed system can improve the bandwidth efficiency of digital modems for HF data communications.

A Study on The Correction of The Channel Equalizer Decision Error Using Channel Estimator (채널추정기를 이용한 등화기 결정오류 정정 알고리즘에 관한 연구)

  • Kim, Seon-Woong
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.18 no.8
    • /
    • pp.18-24
    • /
    • 2017
  • The process of transmitting messages through a medium with a limited bandwidth or channel dispersion inevitably involves signal distortion and noise influxes, resulting in the degradation of transmission quality due to the inter-symbol interference and additional noise, which increases the error rate of the received symbols. The main role of the equalizer is to remove the channel distortion and noise from the received signal to recover the transmitted messages. A number of studies on the equalizer composed of a combination of linear filter and error control coding have shown that they played a key role in enhancing the transmission efficiency, which is essential for digital communication. This paper proposes a new algorithm to correct the residual symbol errors in the message signal. In general, equalizer performance improvement algorithms were developed to improve the initial convergence speed or steady-state error. In this paper, however, the equalizer input signal was reconstructed using the equalizer decision symbols and the channel estimates to directly correct the decision errors by analyzing the statistical characteristics of the difference signal between the actual received signal and the reconstructed signal.

Simulation Study for the Distortion Correction of Digital Angiographic Images using Geometric Transformation (디지털 혈관 조영상의 기하학적 왜곡 보정을 위한 모의 실험 연구)

  • 진호상;신동훈;허순녕;곽철은;최보영;이형구;서태석
    • Journal of Biomedical Engineering Research
    • /
    • v.23 no.5
    • /
    • pp.365-373
    • /
    • 2002
  • Accurate localization of target lesion is required to protect normal peripheral tissue and irradiate exactly to tumors in stereotactic radiosurgery(SRS). Digital angiography is one of the most effective diagnostic tools to detect and identify the target tumors. However, it shows pincushion distortion due to the characteristics of the image intensifier. We have implemented a simulation study for the correction of distortion using the geometric transformation. Phantom images were produced transformation. In conclusion, the geometric transformation could effectively be used for the pincushion distortion of image intensifier and there was no significant different between two methods indicating 2% correction error from the ideal image in all cases.

Design of New Channel Codes for Speed Up Coding Procedure (코딩 속도향상을 위한 채널 코드의 설계)

  • 공형윤;이창희
    • Proceedings of the IEEK Conference
    • /
    • 2000.06a
    • /
    • pp.5-8
    • /
    • 2000
  • In this paper, we present a new cぉnet coding method, so called MLC (Multi-Level Codes), for error detection and correction in digital wireless communication. MLC coding method we the same coding procedure wed in the convolutional coding but it is distinguished from the existing convolutional coding in point of generating the code word by using multi-level information data (M-ary signal) and in point of speed of coding procedure Through computer simulation, we analyze the performance of the coding method suggested here compared to convolutional coding method in case of modulo-operation and in case of non-binary coding Procedure respectively under various channel environments.

  • PDF

Correction of the quantization error with digital value (디지털값 양자화 오차보정)

  • Jeong Rak-Gyo;Chung Sang-Gi;Cho Hong-Shik
    • Proceedings of the KSR Conference
    • /
    • 2005.05a
    • /
    • pp.915-921
    • /
    • 2005
  • Accurate and reliable tracking system is essential for the central train control system. There are two systems widely being used. one is the fixed block system which utilizes the track circuit for the detection of train position. the other is the moving block system which has the advantage over the former since it enables shorter radio signal for the train position detection. In this paper a new algorithm is proposed which uses signal's phase difference of arrival to detect the train position. Experimental verification of the algorithm is presented in the paper.

  • PDF

3-phase current measurement synchronization and gain error correction method for high speed motor operation (고속 전동기 구동을 위한 3상 전류 측정 동기화 및 이득 오차 보정 방법)

  • Kim, Miseong;Lee, Wook-Jin
    • Proceedings of the KIPE Conference
    • /
    • 2019.07a
    • /
    • pp.402-403
    • /
    • 2019
  • 2개의 S/H (Sample and Hold)회로를 내장한 ADC (Analog to Digital converter)는 전동기의 3상 전류를 동시점에서 샘플링(sampling)할 수 없다. 또한 전류 센서 및 아날로그 신호처리 회로의 이득은 오차가 있다. 이러한 이유로 3상 측정 전류의 불평형 상태가 야기될 수 있으며 이 불평형은 전동기 전류제어에 영향을 미친다. 이 논문에서는 2개의 S/H 회로를 이용한 3상 전류 측정의 동기화 및 이득 오차의 보정 방법을 제안하고 컴퓨터 모의 실험을 통하여 제안된 방법을 검증하였다.

  • PDF