• Title/Summary/Keyword: Defectivity

Search Result 1, Processing Time 0.015 seconds

Issues in CMP Technology and Future Challenges for Sub-100nm Devices (100nm 이하 Device에서의 CMP 기술의 문제점 및 향후 도전과제)

  • Yun, Seong-Kyu;Lee, Jae-Dong;Hong, Chang-Ki;Cho, Han-Ku;Moon, Joo-Tae;Ryu, Byoung-Il
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.07a
    • /
    • pp.224-226
    • /
    • 2004
  • CMP process requirements become tighter especially in sub-100nm technology. Especially, high planarity and low defectivity appear as leading issues in CMP technology. Also, the introduction of new materials and advanced lithography technique increases CMP applications. Here are listed some major issues and challenges in CMP technology, which can be categorized following four items. These have practical significance and should be considered more concretely for future generation.

  • PDF