• Title/Summary/Keyword: DSP System

Search Result 1,535, Processing Time 0.028 seconds

Design of a AC Magnetic Leakage Flux Scan System use in DSP (DSP를 이용한 교류누설 자속 탐상 시스템의 설계)

  • 임형석;이영훈
    • Journal of the Korea Society of Computer and Information
    • /
    • v.8 no.4
    • /
    • pp.75-80
    • /
    • 2003
  • In this paper, we designed add current scan system basically. Although NDT system using AC method in now days had problem with limit of detection rate and limit of device organization, in this paper, we made up these problem so that designed device smaller than system used, reduction of cost of system organization and precision of measuring crack. Also, AC leakage flux system had high accuracy about minute crack in the surface and advantage of designing system easily so that we designed system for concerning about crack of surface. Furthermore, it can be able to detect exact crack of reference in wide area by using DSP320C31 chip to reduce the time of measuring crack.

  • PDF

Performance Analysis of a Multiprocessor System Using Simulator Based on Parsec (Parsec 기반 시뮬레이터를 이용한 다중처리시스템의 성능 분석)

  • Lee Won-Joo;Kim Sun-Wook;Kim Hyeong-Rae
    • Journal of the Korea Society of Computer and Information
    • /
    • v.11 no.2 s.40
    • /
    • pp.35-42
    • /
    • 2006
  • In this paper we implement a new simulator for performance analysis of a parallel digital signal processing distributed shared memory multiprocessor systems. using Parsec The key idea of this simulator is suitable in simulation of system that uses DMA function of TMS320C6701 DSP chip and local memory which have fast access time. Also, because correction of performance parameter and reconfiguration for hardware components are easy, we can analyze performance of system in various execution environments. In the simulation, FET, 2D FET, Matrix Multiplication. and Fir Filter, which are widely used DSP algorithms. have been employed. Using our simulator, the result has been recorded according to different the number of processor, data sizes, and a change of hardware element. The performance of our simulator has been verified by comparing those recorded results.

  • PDF

Implement of a Remote Solid State Power Controller by DSP (DSP를 이용한 원격전력제어 장치 구현)

  • Jeon, Yeong-Cheol;Lee, Hyuek-Jae;Chong, Won-Yong;Park, Young-Seak
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.20 no.5
    • /
    • pp.728-733
    • /
    • 2010
  • The conventional electro-mechanical circuit break and relay are widely used in large-sized DC power system. However, recently due to high reliability, remote controllability and small power dissipation of a RSSPC(Remote Solid State Power Controller), high-friendly DC power systems have increasingly adopted the RSSPC as a essential element. In this paper, we have conducted a mathematical modeling to analyze the performance of the proposed RSSPC system with the optimal signal range for $I^2t$. Based on the calculation, the RSSPC system has been implemented by DSP.

A DSP based Three Phase Power Quality Analyzer for Motor Drives (모터 구동장치를 위한 DSP기반 3상 전력품질분석 시스템)

  • 김우용;정영국;임영철
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.6 no.1
    • /
    • pp.27-33
    • /
    • 2001
  • This paper presents a digital instrument for a DSP based power quality analysis in three phase power system where current waveform is non-sinusoidal. it is based on stand alone type TMS320C31 DSP(digital signal processor)board and on a special high-speed data acquisition system. Power quality of low power motor drives are analyzed and processed by using a simple average power algorithm, and result of power analysis are displayed by LCD in the proposed system. This paper also goes on to discuss the performance of an instrument prototype, both in terms of accuracy and speed of measurement under the transient and steady state condition.

  • PDF

DSP Implementation and Open Sea Test of Underwater Image Transmission System Using QPSK Scheme (QPSK 방식을 이용한 수중영상 정보전송 시스템의 DSP구현 및 실해역 실험 연구)

  • 박종원;고학림;이덕환;최영철;김시문;김승근;임용곤
    • The Journal of the Acoustical Society of Korea
    • /
    • v.23 no.2
    • /
    • pp.117-124
    • /
    • 2004
  • In this paper, we have been implemented the QPSK-based underwater transmission systems using DSP in order to transmit the underwater image data. We have adopted a BDPA (Block Data Parallel Architecture) to control multiple DSPs used in the transmitter and receiver in order to transmit the image data in real-time. We also have developed GUI software in order to drive and to debug the implemanted system in real-time. We have executed open sea tests in order to analyze the performance of the implemented system at East Sea near Kosung in Kangwon-Do. As a result of these experiments, it has been demonstrated that 10 kbps image data can be received without errors at 30m and 80m depth points, while the distance between the transmitter and the receiver is up to 20m.

An Optimal ILP Algorithm of Memory Access Variable Storage for DSP in Embedded System (임베디드 시스템에서 DSP를 위한 메모리 접근 변수 저장의 최적화 ILP 알고리즘)

  • Chang, Jeong-Uk;Lin, Chi-Ho
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.2 no.2
    • /
    • pp.59-66
    • /
    • 2013
  • In this paper, we proposed an optimal ILP algorithm on memory address code generation for DSP in embedded system. This paper using 0-1 ILP formulations DSP address generation units should minimize the memory variable data layout. We identify the possibility of the memory assignment of variable based on the constraints condition, and register the address code which a variable instructs in the program pointer. If the process sequence of the program is declared to the program pointer, then we apply the auto-in/decrement mode about the address code of the relevant variable. And we minimize the loads on the address registers to optimize the data layout of the variable. In this paper, in order to prove the effectiveness of the proposed algorithm, FICO Xpress-MP Modeling Tools were applied to the benchmark. The result that we apply a benchmark, an optimal memory layout of the proposed algorithm then the general declarative order memory on the address/modify register to reduce the number of loads, and reduced access to the address code. Therefor, we proved to reduce the execution time of programs.

Implementation of LTE Transport Channel on Multicore DSP Software Defined Radio Platform (멀티코어 DSP 기반 소프트웨어 정의 라디오 플랫폼을 활용한 LTE 전송 채널의 구현)

  • Lee, Jin
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.24 no.4
    • /
    • pp.508-514
    • /
    • 2020
  • To implement the continuously evolving mobile communication standards such as Long Term Evolution (LTE) and 5G, the Software Defined Radio (SDR) concept provides great flexibility and efficiency. For many years, a high-end Digital Signal Processor (DSP) System on Chip (SoC) has been developed to support multicore and various hardware coprocessors. This paper introduces the implementation of the SDR platform hardware using TI's TCI663x chip. Using the platform, LTE transport channel is implemented by interworking multicore DSP with Bit rate Coprocessor (BCP) and Turbo Decoder Coprocessor (TCP) and the performance is evaluated according to various implementation options. In order to evaluate the performance of the implemented LTE transport channel, LTE base station system was constructed by combining FPGA main board for physical channels, SDR platform board, and RF & Antenna board.

Design and Implementation of a Robust Controller Using DSP (DSP를 이용한 강인 제어기의 설계 및 구현)

  • Yeo Hee-Joo
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.7 no.3
    • /
    • pp.325-331
    • /
    • 2006
  • This paper suggests the design methodology of a robust controller based on disturbance rejection controller using DSP. In this paper, we discuss process to put the disturbance rejection controller into practice, and examine the performance of disturbance rejection controller by implementing it on DSP based hardware to evaluate usefulness of controller. As a result, the proposed robust controller can not only stabilize system against disturbance ,but it improve controlling performance. And also, it shows convenient to put into practical use of industrial sites due to its easy implementation on the hardware.

  • PDF

A General Purpose DSP based Multimedia Streaming System (General Purpose DSP 기반의 멀티미디어 스트리밍 시스템 구현)

  • Kim, Dong-Hwan;Moon, Jae-Pil;Oh, Hwa-Yong;Lee, Eun-Seo;Chang, Tae-Gyu
    • Proceedings of the KIEE Conference
    • /
    • 2005.07d
    • /
    • pp.2882-2884
    • /
    • 2005
  • 본 논문에서는 인터넷을 통한 멀티미디어 스트리밍 서비스 환경에서 다양한 표준으로 압축된 컨텐츠의 디코딩을 지원하기 위하여 general purpose DSP (Digital Signal Processor) 기반의 멀티미디어 서비스 플랫폼을 구현하였다. 다양한 표준 방식으로 압축된 멀티미디어 컨텐츠를 재생하기 위하여 Host 프로세서와 DSP 구조의 하드웨어를 설계하고, 멀티미디어 코덱을 DSP에 다운로드하는 소프트웨어적인 기법을 적용하였다. 설계한 플랫폼의 동작을 검증하기 위하여 리눅스 기반에서 DSP를 제어하는 네트워크 클라이언트 소프트웨어를 구현하고, Tl의 TMS 320C6416을 대상으로 구현한 MPEG-2 비디오와 AC-3 오디오 코덱을 적용하여 스트리밍 환경에서 멀티미디어 데이터가 원활하게 재생되는 것을 보였다.

  • PDF

Design of Emulator using DSP Chip (DSP 칩을 이용한 에뮬레이터 설계)

  • Lee, Dae-Young;Lee, Jae-Hak;Kim, Jin-Min;Kim, Hyoun-Ho;Bae, Hyeon-Deok
    • Proceedings of the KIEE Conference
    • /
    • 1993.07a
    • /
    • pp.453-455
    • /
    • 1993
  • In this research, the digital signal processing PC board which employs TI's TMS320C25 is implemented. The board can perform following functions. spectrum analysis of speech and repetitive signal, digital filters emulation by convolution, signal generation of sinusoidal wave, rectangular wave etc.. In this system, communications between PC and DSP board. program down-loading to DSP board and recording and graphic of acquired and processed data in DSP board are executed by PC. Parallel interface and buffer memory are used in communications. Data acquisition and operation are carried out in DSP board. Resultant data are transmitted to PC and output through DAC.

  • PDF