• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.3
• /
• pp.523-530
• /
• 2009

This paper presents a study on a small scale single-phase UPFC preliminary researches on power quality compensating schemes of electrical railway. As the UPFC is very complicated power-electronic system consisting of grid-connected transformers, four single phase inverters interconnected with dc-link capacitors and various electrical apparatuses, multiple controllers and control algorithms are needed, and entire UPFC has been modelled in the form of block diagrams and simulated by using Simulink. The main purpose of the compensating system is to manage reactive and active powers with the four single phase inverters, so, the control effort has been focused on the power flow control and has been realized through the hysteresis current control of the single phase inverters. And transport-delayed PLL with additional delay-time compensating term has been used to synchronize a grid voltage and the simulation results have shown that the compensating term could improve PLL performance under some frequency variation of the voltage.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.36 no.1
• /
• pp.3-8
• /
• 1987

The conventional autosequentially commutated current-fed inverter (ASCI) is widely employed with the induction motor drives for speed control. Howener, this inverter has a limit of high power and high frequency indution motor drives. One of the limitations is to be found in the commutation capacitors in the main circuit of this inverter. A new current-fed gate turn-off thyristor (GTO) inverter is developed. This inverter is composed of the main GTO bridge configuration and the improved energy rebound circuit (ERC)without the commutation capacitor. This inverter works stable at high frequency from light load to heavy one. The improved ERC is used not only to rebound the load reactive power to the dc link, but also to return the power in the load to the ac source. The new GTO inverter circuit and the characteristics of the inverter induction motor drives are explained and analyzed.

• Proceedings of the KIPE Conference
• /
• 2013.07a
• /
• pp.1-2
• /
• 2013

In this paper, we inject input currents having $3^{rd}$ harmonic to reduce the capacitance of DC link capacitors in single-phase converters. If the input current with third harmonic is injected, the required capacitance can be reduced by minimizing the difference between the input and output power. To control the input current, instead of PI control done in rotating frame, PR controller is used with the proposed separate current control method for fundamental and $3^{rd}$ harmonic components. The validity of the proposed method has been demonstrated by simulation results.

• Proceedings of the KIPE Conference
• /
• 2017.07a
• /
• pp.212-213
• /
• 2017

In this paper is presented a pre-charging sequence for single-phase cascaded neutal-point-clamped(NPC) converters for capacitors voltage balancing. capacitor imbalance problem in pre-charge sequence is caused in cascaded NPC converter by its topology. the DC link voltage at each NPC converter module can be balanced by the proposed switching method. the design and performance of the proposed sequence are verified by simulation and experimental results using prototype.

• Journal of Power Electronics
• /
• v.10 no.4
• /
• pp.388-395
• /
• 2010

An active boost converter for a single phase SRM using series-parallel connected capacitors is proposed in this paper. The proposed active boost converter has two diodes and one power switch with an anti-parallel diode and one additional boost capacitor. The additional boost capacitor could be series or parallel connected to the dc-link capacitor to produce proper excitation and demagnetization voltage. The proposed active boost converter can easily achieve a fast excitation and demagnetization from the capacitor connection. In this paper, series and parallel connected converters are reviewed, and the detailed operating modes as well as the voltage characteristics of the proposed converter are analyzed. The simulation and experimental results shows the effectiveness of the proposed active boost converter.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.26 no.4
• /
• pp.294-297
• /
• 2021

A grid voltage estimation method for modular plug-in active power decoupling (APD) circuits is proposed in this study as direct replacements of electrolytic capacitors. Since modular plug-in APD circuits cannot have additional grid voltage sensors and should be operated independently without information exchange with the front-end converter, it is impossible to obtain the phase information of the grid directly. Therefore, the proposed method uses the second-order harmonic component of the DC-link voltage to estimate the grid voltage necessary to control the APD circuit. By employing the proposed method, the concept of modular plug-in APD circuits can be realized and implemented without direct detection of the grid voltage. The experimental results based on hardware-in-the-loop simulation (HILS) validate the effectiveness of the proposed control method.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.200-211
• /
• 2017

Conventional boost-full-bridge and boost-hybrid-bridge two-stage inverters are widely applied in order to adapt to the wide dc input voltage range of photovoltaic arrays. However, the efficiency of the conventional topology is not fully optimized because additional switching losses are generated in the voltage conversion so that the input voltage rises and then falls. Moreover, the electrolytic capacitors in a dc-link lead to a larger volume combined with increases in both weight and cost. This paper proposes a higher efficiency inverter with time-sharing synchronous modulation. The energy transmission paths, wheeling branches and switching losses for the high-frequency switches are optimized so that the overall efficiency is greatly improved. In this paper, a contrastive analysis of the component losses for the conventional and proposed inverter topologies is carried out in MATLAB. Finally, the high-efficiency under different switching frequencies and different input voltages is verified by a 3 kW prototype.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.23 no.5
• /
• pp.352-358
• /
• 2018

A split-capacitor (SC) dual-active-bridge (DAB) converter is proposed in this study. The DC-link capacitors of input and output are split in the proposed converter. The primary and secondary windings of transformer are connected to the midpoints of the DC-links. Hence, the SC DAB converter can inherently prevent transformer from saturation. Although the switch current stress of the proposed converter is twice that of the conventional DAB converter, the switch voltage stress is reduced by half. Therefore, the proposed converter can reduce switching loss and achieve high efficiency in a high switching frequency. Given the SC structure, the proposed converter can readily be connected to neutral-point-clamped- or half-bridge-type converters. The topology of the proposed converter is presented and the operating principle is analyzed in detail. A 3-kW hardware prototype was built and tested to verify the performance of the proposed converter.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.14 no.3
• /
• pp.43-48
• /
• 2000

In this paper, CPLD(Complex Programmable Logic Device) controller designed with VHDL is developed. With the controller, the harmonics from 3 phase diode rectifier are suppressed and power factor is also improved. The input current of diode rectifier is drawn from the ac mains only during the period in the ac cycle when the instantaneous voltage is greater than the voltage across the dc-link capacitor. The three bidirectional switches rated at very small power are installed in a conventional three phase diode rectifier. Using CPLD controller, an idle current charges to capacitors continuously. Results of simulation and experimental demonstrate a reduction of harmonics, a improvement of power factor and THD.

• Journal of Power Electronics
• /
• v.14 no.6
• /
• pp.1166-1177
• /
• 2014

A new type of topology with medium-frequency-transformer (MFT) isolation for medium voltage wind power generation systems is proposed in this paper. This type of converter is a high density power conversion system, with high performance features suitable for next generation wind power systems in either on-shore or off-shore applications. The proposed topology employs single-phase cascaded multi-level AC-AC converters on the grid side and three phase matrix converters on the generator side, which are interfaced by medium frequency transformers. This avoids DC-Link electrolytic capacitors and/or resonant L-C components in the power flow path thereby improving the power density and system reliability. Several configurations are given to fit different applications. The modulation and control strategy has been detailed. As two important part of the whole system, a novel single phase AC-AC converter topology with its reliable six-step switching technique and a novel symmetrical 11-segment modulation strategy for two stage matrix converter (TSMC) is proposed at the special situation of medium frequency chopping. The validity of the proposed concept has been verified by simulation results and experiment waveforms from a scaled down laboratory prototype.