• Title/Summary/Keyword: DC voltage ripple

Search Result 383, Processing Time 0.047 seconds

Implementation of a 3 Phase Voltage-Sourced PWM Converter Using the Sensorless Input Current Controller (비검출 전류 제어기를 사용한 3상 전압형 PWM CONVERTER 구현)

  • Kang, Dong-Ku;Lee, Woo-Cheol;Kweon, Seong-Kon
    • Proceedings of the KIEE Conference
    • /
    • 1997.07f
    • /
    • pp.2210-2212
    • /
    • 1997
  • A sensorless input current controller for three phase PWM converter is proposed. A merit of this controller is that sinusoidal input line current, unity power factor, and ripple-free DC voltage can be achieved with low-cost. The paper describes the proposed control strategy and its implementation. Simulation result for the proposed controller is compared with that of the sensor based version.

  • PDF

Study on PWM Converter Control under Unbalanced Network Condition

  • Sastrowijoyo, Fajar;Choi, Jaeho
    • Proceedings of the KIPE Conference
    • /
    • 2011.07a
    • /
    • pp.524-526
    • /
    • 2011
  • This paper focuses on study on PWM converter control under unbalanced network condition. Voltage unbalance in a three-phase system causes the performance deterioration by producing 120 Hz voltage ripples in the DC link and 120 Hz ripple in reactive power. To eliminate the ripples, both positive and negative sequence currents should be controlled simultaneously. In this paper four PI controllers on synchronous reference frame is implemented to control D and Q currents in both positive and negative sequence. Positive and negative sequence signal extraction is done using delay signal cancellation method. Simulation results show satisfactory performance in suppressing 120 Hz ripples.

  • PDF

A Study on High Performance Converter Topology for Hydrogen Gas Generation Electrolysis System

  • Kang, Tae-Won;Go, Yu-Ran;Suh, Yong-Sug;Jeong, Jun-Ik;Rho, Do-Hawn
    • Proceedings of the KIPE Conference
    • /
    • 2010.07a
    • /
    • pp.196-197
    • /
    • 2010
  • This paper investigates a high performance converter topology for hydrogen gas generation electrolysis system. The proposed converter topology consists of full-bridge inverter, medium frequency transformer, and diode rectifier. Hydrogen gas generation electrolysis process considered in the paper is analyzed and characterized by its equivalent circuit. The electrolysis cell is modeled as effective resistance, capacitance, inductance, and internal emf voltage source. The proposed converter topology provides enhanced efficiency of hydrogen gas generation process under the operating condition of dc output voltage with high frequency ripple on it. The high performance operation of proposed converter is confirmed through the simulation with the electrolysis cell considered in the equivalent circuit model.

  • PDF

A Study of Control Algorithm for Propulsion System (열차 추진제어장치의 알고리즘에 관한 연구)

  • Choi, Jae-Ho;Kim, Hyung-Chul
    • Journal of the Korean Society for Railway
    • /
    • v.10 no.1 s.38
    • /
    • pp.51-56
    • /
    • 2007
  • In this paper, control schemes are developed for a propulsion system(Converter/Inverter) in electrical train. A robust controller for PWM converter is proposed. The converter controller consists of a PI controller for DC output voltage and a current controller using error-space approach for maintaining the sinusoidal current waveform and unity power factor. This proposed method is based on characteristic ratio assignment(CRA) method which has the advantage to design the optimal gain to meet the referenced response and overshoot within the limit range. Inverter system is controlled by vector control and slip frequency control. At low speed region, vector control scheme is applied to control instantaneous torque and slip frequency control is performed under overmodulation region and one pulse mode. Because output voltage of converter contains harmonics ripple at twice input ac line frequency, control scheme is developed to reduce the pulsating torque current. The performance of propulsion system will be verified by simulation and prototype experimental results.

Stacked Interleaved Buck DC-DC Converter With 50MHz Switching Frequency (Stacked Interleaved 방식의 50MHz 스위칭 주파수의 벅 변환기)

  • Kim, Young-Jae;Nam, Hyun-Seok;Ahn, Young-Kook;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.6
    • /
    • pp.16-24
    • /
    • 2009
  • In this paper, DC-DC buck converter with on-chip filter inductor and capacitor is presented. By operating at high switching frequency of 50MHz with stacked interleaved topology, we reduced inductor and capacitor sizes compared to previously published DC-DC buck converters. The proposed circuit is designed in a standard $0.5{\mu}m$ CMOS process, and chip area is $9mm^2$. This circuit operated at the input voltage of $3{\sim}5V$ range, the maximum load current of 250mA, and the maximum efficiency of 71%.

Mode Control Design of Dual Buck Converter Using Variable Frequency to Voltage Converter (주파수 전압 변환을 이용한 듀얼 모드 벅 변환기 모드 제어 설계)

  • Lee, Tae-Heon;Kim, Jong-Gu;So, Jin-Woo;Yoon, Kwang-Sub
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.42 no.4
    • /
    • pp.864-870
    • /
    • 2017
  • This paper describes a Dual Buck Converter with mode control using variable Frequency to Voltage for portable devices requiring wide load current. The inherent problems of PLL compensation and efficiency degradation in light load current that the conventional hysteretic buck converter has faced have been resolved by using the proposed Dual buck converter which include improved PFM Mode not to require compensation. The proposed mode controller can also improve the difficulty of detecting the load change of the mode controller, which is the main circuit of the conventional dual mode buck converter, and the slow mode switching speed. the proposed mode controller has mode switching time of at least 1.5us. The proposed DC-DC buck converter was implemented by using $0.18{\mu}m$ CMOS process and die size was $1.38mm{\times}1.37mm$. The post simulation results with inductor and capacitor including parasitic elements showed that the proposed circuit received the input of 2.7~3.3V and generated output of 1.2V with the output ripple voltage had the PFM mode of 65mV and 16mV at the fixed switching frequency of 2MHz in hysteretic mode under load currents of 1~500mA. The maximum efficiency of the proposed dual-mode buck converter is 95% at 80mA and is more than 85% efficient under load currents of 1~500mA.

Reduction of Conducted Emission in Interleaved RPWM Buck Converter (인터리브드 RPWM Buck 컨버터의 전도성 노이즈 감소에 대한 연구)

  • Lee, Seunghyun;Lee, Keunbong;Nah, Wansoo
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.28 no.4
    • /
    • pp.298-308
    • /
    • 2017
  • This paper presents a Interleaved Buck Converter(IBC) system with Random PWM to reduce electromagnetic noise by harmonics. Swithced mode power supply generally controlled by high switching frequency have a electromagnetic interference(EMI) issue due to the high-voltage/high-current switching to regulate the voltage in buck converter. To solve the problem. we present a novel IBC system with PRBS. IBC system has two active switches with 180 phase difference that controll the cicuit with two PWM signal. IBC system may be disadventageous for the cost due to the addtion of one set of switch, but it has adventages of power distribution, current ripple cancellation, fast transient response, and passive component size reduction. To verify the validity of study, simulation program has been bulit using PSIM and the experimental results of IBC system using RPWM was compared with the conventinal PWM and randomized PWM.

Reduced-order Mapping and Design-oriented Instability for Constant On-time Current-mode Controlled Buck Converters with a PI Compensator

  • Zhang, Xi;Xu, Jianping;Wu, Jiahui;Bao, Bocheng;Zhou, Guohua;Zhang, Kaitun
    • Journal of Power Electronics
    • /
    • v.17 no.5
    • /
    • pp.1298-1307
    • /
    • 2017
  • The constant on-time current-mode controlled (COT-CMC) switching dc-dc converter is stable, with no subharmonic oscillation in its current loop when a voltage ripple in its outer voltage loop is ignored. However, when its output capacitance is small or its feedback gain is high, subharmonic oscillation may occur in a COT-CMC buck converter with a proportional-integral (PI) compensator. To investigate the subharmonic instability of COT-CMC buck converters with a PI compensator, an accurate reduced-order asynchronous-switching map model of a COT-CMC buck converter with a PI compensator is established. Based on this, the instability behaviors caused by output capacitance and feedback gain are investigated. Furthermore, an approximate instability condition is obtained and design-oriented stability boundaries in different circuit parameter spaces are yielded. The analysis results show that the instability of COT-CMC buck converters with a PI compensator is mainly affected by the output capacitance, output capacitor equivalent series resistance (ESR), feedback gain, current-sensing gain and constant on-time. The study results of this paper are helpful for the circuit parameter design of COT-CMC switching dc-dc converters. Experimental results are provided to verify the analysis results.

A New PWM-Controlled Quasi-Resonant Converter for High Efficiency PDP Sustaining Power Module (고효율의 PDP 유지 구동 전원단을 위한 새로운 펄스폭 제어방식의 쿼지 공진 컨버터)

  • Lee Woo-Jin;Choi Seong-Wook;Kim Chong-Eun;Moon Gun-Woo
    • Proceedings of the KIPE Conference
    • /
    • 2006.06a
    • /
    • pp.352-355
    • /
    • 2006
  • A new PWM-controlled quasi-resonant converter for high efficiency PDP sustaining power module is proposed in this paper. The load regulation of the proposed converter can be achieved by controlling the ripple of the resonant voltage across the resonant capacitor with hi-directional auxiliary circuit, while the main switches are operating at the fixed duty ratio and fixed switching frequency. Hence, the waveform of currents can be expected to be optimized on the conduction loss. Furthermore, the proposed converter shows the good ZVS capability, simple control circuits, no high voltage ringing problem of rectifier diodes, no DC offset of the magnetizing current and low voltage stress of power switches. In this paper, operational principles, analysis and design considerations are presented. Experimental results demonstrate that the output voltage can be controlled well by the auxiliary circuit as PWM method.

  • PDF

A New PWM-Controlled Quasi-Resonant Converter for a High Efficiency PDP Sustaining Power Module

  • Lee, Woo-Jin;Choi, Seong-Wook;Kim, Chong-Eun;Moon, Gun-Woo
    • Journal of Power Electronics
    • /
    • v.7 no.1
    • /
    • pp.28-37
    • /
    • 2007
  • A new PWM-controlled quasi-resonant converter for a high efficiency PDP sustaining power module is proposed in this paper. The load regulation of the proposed converter can be achieved by controlling the ripple of the resonant voltage across the resonant capacitor with a bi-directional auxiliary circuit, while the main switches are operating at a fixed duty ratio and fixed switching frequency. Hence, the waveforms of the currents can be expected to be optimized from the view-point of conduction loss. Furthermore, the proposed converter has good ZVS capability, simple control circuits, no high voltage ringing problem of rectifier diodes, no DC offset of the magnetizing current and low voltage stresses of power switches. In this paper, operational principles, features of the proposed converter, and analysis and design considerations are presented. Experimental results demonstrate that the output voltage can be controlled well by the auxiliary circuit using the PWM method.