• Title/Summary/Keyword: DC side capacitor

Search Result 104, Processing Time 0.027 seconds

Analysis and Implementation of a New Three-Level Converter

  • Lin, Bor-Ren;Nian, Yu-Bin
    • Journal of Power Electronics
    • /
    • v.14 no.3
    • /
    • pp.478-487
    • /
    • 2014
  • This study presents a new interleaved three-level zero-voltage switching (ZVS) converter for high-voltage and high-current applications. Two circuit cells are operated with interleaved pulse-width modulation in the proposed converter to reduce the current ripple at the input and output sides, as well as to decrease the current rating of output inductors for high-load-current applications. Each circuit cell includes one half-bridge converter and one three-level converter at the primary side. At the secondary side, the transformer windings of two converters are connected in series to reduce the size of the output inductor or switching current in the output capacitor. Based on the three-level circuit topology, the voltage stress of power switches is clamped at $V_{in}/2$. Thus, MOSFETs with 500 V voltage rating can be used at 800 V input voltage converters. The output capacitance of the power switch and the leakage inductance (or external inductance) are resonant at the transition interval. Therefore, power switches can be turned on under ZVS. Finally, experiments verify the effectiveness of the proposed converter.

Analysis and Design of a DC-Side Symmetrical Class-D ZCS Rectifier for the PFC of Lighting Applications

  • Ekkaravarodome, Chainarin;Thounthong, Phatiphat;Jirasereeamornkul, Kamon;Higuchi, Kohji
    • Journal of Power Electronics
    • /
    • v.15 no.3
    • /
    • pp.621-633
    • /
    • 2015
  • This paper proposes the analysis and design of a DC-side symmetrical zero-current-switching (ZCS) Class-D current-source driven resonant rectifier to improve the low power-factor and high line current harmonic distortion of lighting applications. An analysis of the junction capacitance effect of Class-D ZCS rectifier diodes, which has a significant impact on line current harmonic distortion, is discussed in this paper. The design procedure is based on the principle of the symmetrical Class-D ZCS rectifier, which ensures more accurate results and provides a more systematic and feasible analysis methodology. Improvement in the power quality is achieved by using the output characteristics of the DC-side Class-D ZCS rectifier, which is inserted between the front-end bridge-rectifier and the bulk-filter capacitor. By using this symmetrical topology, the conduction angle of the bridge-rectifier diode current is increased and the low line harmonic distortion and power-factor near unity were naturally achieved. The peak and ripple values of the line current are also reduced, which allows for a reduced filter-inductor volume of the electromagnetic interference (EMI) filter. In addition, low-cost standard-recovery diodes can be employed as a bridge-rectifier. The validity of the theoretical analysis is confirmed by simulation and experimental results.

A Study on the ZVZCS Three Level DC/DC Converter without Primary Freewheeling Diodes (1차측 환류 다이오드를 제거한 ZVZCS Three Level DC/DC 컨버터에 관한 연구)

  • Bae, Jin-Yong;Kim, Yong;Baek, Soo-Hyun;Kwon, Soon-Do;Kim, Pil-Soo;Gye, Sang-Bum
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.16 no.6
    • /
    • pp.66-73
    • /
    • 2002
  • This paper presents ZVZCS(Zero-Voltage and Zero-Current Switching) Three Level DC/DC Converter without primary freewheeling diodes. The new converter presented in this paper used a phase shirt control with a flying capacitor in the primary side to achieve ZVS for the outer switches. A secondary anxiliary circuit which consists of one small capacitor, two small diodes and one coupled inductor, is added in the secondary to provide ZVZCS conditions to primary switches, ZVS for outer switches and ZCS for inner switches. Many advantages include simple secondary auxiliary circuit topology, high efficiency, and low cost make the new converter attractive for high power applications. Also the circulating current flows through the circuit so that it causes the needless coduction loss to be occurred in the devices and the transformer of the circuit The new converter has no primary auxiliary diodes for freewheeling current. The principle of operation, feature and design considerations are illustrated and verified through the experiment with a 1[㎾] 50[KHz]IGBT based experimental circuit.

A Study on Input Current Waveform Analysis for Step Up-Down AC-DC Converter of High Power Factor added Electric Isolation (고역률 스텝 업-다운 절연형 AC-DC 컨버터의 입력전류 파형분석에 관한 연구)

  • Kwak, Dong-Kurl;Kim, Choon-Sam;Lee, Bong-Seob;Kim, Sang-Hoon
    • Proceedings of the KIPE Conference
    • /
    • 2008.06a
    • /
    • pp.34-36
    • /
    • 2008
  • This paper is given a full detail of mathematical analyses of input current for novel active type power factor correction(PFC) AC-DC converter of step up-down added electric isolation. These are compared with harmonics components of input current for a conventional PFC converter of electric isolation type. The proposed PFC converter is constructed in using a new loss-less snubber circuit to achieve a soft switching of control device. Also the proposed converter for discontinuous conduction mode(DCM) eliminates the complicated circuit control requirement and reduces the size of components. The input current waveform in the proposed converter is got to be a sinusoidal form of discontinuous pulse in proportion to magnitude of ac input voltage under the constant duty cycle switching. Therefore, input power factor is nearly unity and the control method is simple. Particularly, the stored energy of loss-less snubber capacitor is recovered with input side and increases input current from resonant operation. The result is that input power factor of the proposed converter is higher than that of a conventional PFC converter. Some simulative results on computer and experimental results are included to confirm the validity of the analytical results.

  • PDF

Implementation of a 35KVA Converter Base on the 3-Phase 4-Wire STATCOMs for Medium Voltage Unbalanced Systems

  • Karimi, Mohammad Hadi;Zamani, Hassan;Kanzi, Khalil;Farahani, Qasem Vasheghani
    • Journal of Power Electronics
    • /
    • v.13 no.5
    • /
    • pp.877-883
    • /
    • 2013
  • This paper discussed a transformer-less shunt static synchronous compensator (STATCOM) with consideration of the following aspects: fast compensation of the reactive power, harmonic cancelation and reducing the unbalancing of the 3-phase source side currents. The STATCOM control algorithm is based on the theory of instantaneous reactive power (P-Q theory). A self charging technique is proposed to regulate the dc capacitor voltage at a desired level with the use of a PI controller. In order to regulate the DC link voltage, an off-line Genetic Algorithm (GA) is used to tune the coefficients of the PI controller. This algorithm arranged these coefficients while considering the importance of three factors in the DC link voltage response: overshoot, settling time and rising time. For this investigation, the entire system including the STATCOM, network, harmonics and unbalancing load are simulated in MATLAB/SIMULINK. After that, a 35KVA STATCOM laboratory setup test including two parallel converter modules is designed and the control algorithm is executed on a TMS320F2812 controller platform.

A Charge Pump Design with Internal Pumping Capacitor for TFT-LCD Driver IC (내장형 펌핑 커패시터를 사용한 TFT-LCD 구동 IC용 전하펌프 설계)

  • Lim, Gyu-Ho;Song, Sung-Young;Park, Jeong-Hun;Li, Long-Zhen;Lee, Cheon-Hyo;Lee, Tae-Yeong;Cho, Gyu-Sam;Park, Mu-Hun;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.10
    • /
    • pp.1899-1909
    • /
    • 2007
  • A cross-coupled charge pump with internal pumping capacitor, witch is advantages from a point of minimizing TFT-LCD driver IC module, is newly proposed in this paper. By using a NMOS and a PMOS diode connected to boosting node from VIN node, the pumping node is precharged to the same value each pumping node at start pumping operation. Since the lust-stage charge pump is designed differently from the other stage pumps, a back current of pumped charge from charge pumping node to input stage is prevented. As a pumping clock driver is located the font side of pumping capacitor, the driving capacity is improved by reducing a voltage drop of the pumping clock line from parasitic resistor. Finally, a layout area is decreased more compared with conventional cross-coupled charge pump by using a stack-MIM capacitors. A proposed charge pump for TFT-LCD driver IC is designed with $0.13{\mu}m$ triple-well DDI process, fabricated, and tested.

Coordinated Control Strategies with and without Circulating Current in Unified Power Quality

  • Feng, Xing-tian;Zhang, Zhi-hua
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1348-1357
    • /
    • 2015
  • Under traditional unified power quality conditioner (UPQC) control, a UPQC series converter (SC) is mainly used to handle grid-side power quality problems while its parallel converter (PC) is mainly used to handle load-side power quality problems. The SC and PC are relatively independent. The SC is usually in standby mode and it only runs when the grid voltage abruptly changes. In this paper, novel UPQC coordinated control strategies are proposed which use the SC to share the reactive power compensation function of the PC especially without grid-side power quality problems. However, in some cases, there will be a circulating current between the SC and the PC, which will probably influence the compensation fashion, the compensation capacity, or the normal work of the UPQC. Through an active power circulation analysis, strategies with and without a circulating current are presented which fuses the reactive power allocation strategy of the SC and the PC, the composite control strategy of the SC and the compensation strategy of the DC storage unit. Both of the strategies effectively solve the SC long term idle problem, limit the influence of the circulating current, optimize all of the UPQC units and reduce the production cost. An analysis, along with simulation andexperimental results, is presented to verify the feasibility and effectiveness of the proposed control strategies.

A High-efficiency Method to Suppress Transformer Core Imbalance in Digitally Controlled Phase-shifted Full-bridge Converter

  • Yu, Juzheng;Qian, Qinsong;Sun, Weifeng;Zhang, Taizhi;Lu, Shengli
    • Journal of Power Electronics
    • /
    • v.16 no.3
    • /
    • pp.823-831
    • /
    • 2016
  • A high-efficiency method is proposed to suppress magnetic core imbalance in phase-shifted full-bridge (PSFB) converters. Compared with conventional solutions, such as controlling peak current mode (PCM) or adding DC blocking capacitance, the proposed method has several advantages, such as lower power loss and smaller size, because the additional current sensor or blocking capacitor is removed. A time domain model of the secondary side is built to analyze the relationship between transformer core imbalance and cathode voltage of secondary side rectifiers. An approximate control algorithm is designed to achieve asymmetric phase control, which reduces the effects of imbalance. A 60 V/15 A prototype is built to verify the proposed method. Experimental results show that the numerical difference of primary side peak currents between two adjacent cycles is suppressed from 2 A to approximately 0 A. Meanwhile, compared with the PCM solution, the efficiency of the PSFB converter is slightly improved from 93% to 93.2%.

Boost Type ZVS-PWM Chopper-Fed DC-DC Power Converter with Load-Side Auxiliary Resonant Snubber and Its Performance Evaluations

  • Ogura, Koki;Chandhaket, Srawouth;Ahmed, Tarek;Nakaoka, Mutsuo
    • KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
    • /
    • v.3B no.3
    • /
    • pp.147-154
    • /
    • 2003
  • This paper presents a high-frequency boost type ZVS-PWM chopper-fed DC-DC power converter with a single active auxiliary edge-resonant snubber at the load stage which can be designed for power conditioners such as solar photovoltaic generation, fuel cell generation, battery and super capacitor energy storages. Its principle operation in steady-state is described in addition to a prototype setup. The experimental results of boost type ZVS-PWM chopper proposed here, are evaluated and verified with a practical design model in terms of its switching voltage and current waveforms, the switching v-i trajectory and the temperature performance of IGBT module, the actual power conversion efficiency, and the EMI of radiated and conducted emissions, and then discussed and compared with the hard switching scheme from an experimental point of view. Finally, this paper proposes a practical method to suppress parasitic oscillation due to the active auxiliary resonant switch at ZCS turn-off mode transition with the aid of an additional lossless clamping diode loop, and can be reduced the EMI conducted emission.

Low Cost and High Performance UPQC with Four-Switch Three-Phase Inverters

  • Trinh, Quoc-Nam;Lee, Hong-Hee
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.3
    • /
    • pp.1015-1024
    • /
    • 2015
  • This paper introduces a low cost, high efficiency, high performance three-phase unified power quality conditioner (UPQC) by using four-switch three-phase inverters (FSTPIs) and an extra capacitor in the shunt active power filter (APF) side of the UPQC. In the proposed UPQC, both shunt and series APFs are developed by using FSTPIs so that the number of switching devices is reduced from twelve to eight devices. In addition, by inserting an additional capacitor in series with the shunt APF, the DC-link voltage in the proposed UPQC can also be greatly reduced. As a result, the system cost and power loss of the proposed UPQC is significantly minimized thanks to the use of a smaller number of power switches with a lower rating voltage without degrading the compensation performance of the UPQC. Design of passive components for the proposed UPQC to achieve a good performance is presented in detail. In addition, comparisons on power loss, overall system efficiency, compensation performance between the proposed UPQC and the traditional one are also determined in this paper. Simulation and experimental studies are performed to verify the validity of the proposed topology.