• Title/Summary/Keyword: DC electroplating

Search Result 35, Processing Time 0.026 seconds

The Effects of Electroplating Parameters on the Mechanical Properties of Nickel-Iron Alloy Electrodeposits (Ni-Fe 합금 도금층의 기계적 물성에 영향을 미치는 도금인자)

  • Ko, Yeong-Kwon;Yim, Tai-Hong;Lee, Jae-Ho
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.15 no.4
    • /
    • pp.71-76
    • /
    • 2008
  • The mechanical properties of Ni-Fe alloy were varied with the current type, current density and bath conditions such as concentrations and temperature. The effect of electroplating parameters on the surface hardness, mechanical strength, residual stress and wear properties were investigated. The mechanical properties of electrodeposits with PC plating is superior to those with DC plating. Ni-Fe electrodeposits with PC has approximately 50% lower residual stress than that of DC plating. The tensile strength of PC electroplated specimen was 15% higher than that of DC electroplated specimen. The wear resistance of PC specimen was 30% improved relative to that of DC specimen.

  • PDF

Electroplating of Copper Using Pulse-Reverse Electroplating Method for SiP Via Filling (펄스-역펄스 전착법을 이용한 SiP용 via의 구리 충진에 관한 연구)

  • Bae J. S.;Chang G H.;Lee J. H.
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.12 no.2 s.35
    • /
    • pp.129-134
    • /
    • 2005
  • Electroplating copper is the important role in formation of 3D stacking interconnection in SiP (System in Package). The I-V characteristics curves are investigated at different electrolyte conditions. Inhibitor and accelerator are used simultaneously to investigate the effects of additives. Three different sizes of via are tested. All via were prepared with RIE (reactive ion etching) method. Via's diameter are 50, 75, $100{\mu}m$ and the height is $100{\mu}m$. Inside via, Ta was deposited for diffusion barrier and Cu was deposited fer seed layer using magnetron sputtering method. DC, pulse and pulse revere current are used in this study. With DC, via cannot be filled without defects. Pulse plating can improve the filling patterns however it cannot completely filled copper without defects. Via was filled completely without defects using pulse-reverse electroplating method.

  • PDF

Cu Filling Characteristics of Trench Vias with Variations of Electrodeposition Parameters (Electrodeposition 변수에 따른 Trench Via의 Cu Filling 특성)

  • Lee, Kwang-Yong;Oh, Teck-Su;Oh, Tae-Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.13 no.4
    • /
    • pp.57-63
    • /
    • 2006
  • For chip-stack package applications, Cu filling characteristics into trench vias of $75{\sim}10\;{\mu}m$ width and 3 mm length were investigated with variations of electroplating current density and current mode. At $1.25mA/cm^{2}$ of DC mode, Cu filling ratio higher than 95% was obtained for trench vias of $75{\sim}35{\mu}m$ width. When electroplated at DC $2.5mA/cm^{2}$, Cu filling ratios became inferior to those processed at DC $1.25mA/cm^{2}$. Pulse current mode exhibited Cu filling characteristics superior to DC current mode.

  • PDF

Effects of Cobalt Protective Coating Prepared by DC Electroplating on Ferritic Stainless Steel for SOFC Interconnect (직류 전기도금을 이용한 고체산화물 연료전지 금속연결재용 페라이트계 스테인리스 스틸의 코발트 보호막 코팅 효과)

  • Hong, Jong-Eun;Lim, Tak-Hyung;Song, Rak-Hyun;Lee, Seung-Bok;Shin, Dong-Ryul;Yoo, Young-Sung;Lee, Dok-Yol
    • Transactions of the Korean hydrogen and new energy society
    • /
    • v.20 no.2
    • /
    • pp.116-124
    • /
    • 2009
  • We investigated the influences of cobalt coating deposited by DC electroplating on the ferritic stainless steel, STS 430, as a protective layer on a metallic interconnect for SOFC applications. Cobalt coated STS 430 revealed a uniform and denser-packing oxide surface and a reduced growth rate of $Cr_2O_3$ scales after oxidation at $800^{\circ}C$in air. Cobalt coating layer was oxidized to $CoCo_2O_4$ and Co containing mixed oxide spinels such as $Co_2CrO_4$, $CoCr_2O_4$, and $CoCrFeO_4$. The area specific resistance value of Co coated sample was $0.020\;{\Omega}cm^2$ lower than that of uncoated at $800^{\circ}C$ in air during 500 h. After 1000 h oxidation, cobalt oxide coating layer suppressed chromium outward diffusion.

Electroplating of High Wear Resistant Rhodium using Pulse Current Plating Method (펄스도금법을 이용한 고내마모성 로듐 도금층 형성에 관한 연구)

  • Lee, Seo-Hyang;Lee, Jae-Ho
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.26 no.2
    • /
    • pp.51-54
    • /
    • 2019
  • The electrodeposition of rhodium (Rh) on silicon substrate at different current conditions were investigated. The cracks were found at high current density during the direct current (DC) plating. The pulse current (PC) plating were applied to avoid the formation of cracks on the deposits. Off time in the pulse plating relieved the residual stress of the Rh deposits and consequently the current conditions for the crack-free Rh deposits were obtained. Optimum pulse current (PC) condition is 5:5 (on:off) for the crack-free Rh electroplating.

Pulse Rectifier For Electroplating (전기도금용 펄스 전원장치)

  • 권순걸
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.685-688
    • /
    • 2000
  • Pulse plating is about to deposit material at high current density compared to conventional DC plating. For example pulse plating can get more fine grain can improve adhension and metal distribution and current efficiency can reduce internal stress and crack. therefore we studied pulsed power supply which has high current density and improve deposition quality and increase plating speed in this paper.

  • PDF

The Effects of Current Types on Through Via Hole Filling for 3D-SiP Application (전류인가 방법이 3D-SiP용 Through Via Hole의 Filling에 미치는 영향)

  • Chang, Gun-Ho;Lee, Jae-Ho
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.13 no.4
    • /
    • pp.45-50
    • /
    • 2006
  • Copper via filling is the important factor in 3-D stacking interconnection of SiP (system in package). As the packaging density is getting higher, the size of via is getting smaller. When DC electroplating is applied, a defect-free hole cannot be obtained in a small size via hole. To prevent the defects in holes, pulse and pulse reverse current was applied in copper via filling. The holes, $20\and\;50{\mu}m$ in diameter and $100{\sim}190\;{\mu}m$ in height. The holes were prepared by DRIE method. Ta was sputtered for copper diffusion barrier followed by copper seed layer IMP sputtering. Via specimen were filled by DC, pulse and pulse-reverse current electroplating methods. The effects of additives and current types on copper deposits were investigated. Vertical and horizontal cross section of via were observed by SEM to find the defects in via. When pulse-reverse electroplating method was used, defect free via were successfully obtained.

  • PDF

Effects of Current Density and Organic Additives on via Copper Electroplating for 3D Packaging (3D패키지용 Via 구리충전 시 전류밀도와 유기첨가제의 영향)

  • Choi, Eun-Hey;Lee, Youn-Seoung;Rha, Sa-Kyun
    • Korean Journal of Materials Research
    • /
    • v.22 no.7
    • /
    • pp.374-378
    • /
    • 2012
  • In an effort to overcome the problems which arise when fabricating high-aspect-ratio TSV(through silicon via), we performed experiments involving the void-free Cu filling of a TSV(10~20 ${\mu}m$ in diameter with an aspect ratio of 5~7) by controlling the plating DC current density and the additive SPS concentration. Initially, the copper deposit growth mode in and around the trench and the TSV was estimated by the change in the plating DC current density. According to the variation of the plating current density, the deposition rate during Cu electroplating differed at the top and the bottom of the trench. Specifically, at a current density 2.5 mA/$cm^2$, the deposition rate in the corner of the trench was lower than that at the top and on the bottom sides. From this result, we confirmed that a plating current density 2.5 mA/$cm^2$ is very useful for void-free Cu filling of a TSV. In order to reduce the plating time, we attempted TSV Cu filling by controlling the accelerator SPS concentration at a plating current density of 2.5 mA/$cm^2$. A TSV with a diameter 10 ${\mu}m$ and an aspect ratio of 7 was filled completely with Cu plating material in 90 min at a current density 2.5 mA/$cm^2$ with an addition of SPS at 50 mg/L. Finally, we found that TSV can be filled rapidly with plated Cu without voids by controlling the SPS concentration at the optimized plating current density.

A Study on he Electroless Deposits and Electrodeposits (무전해 은도금층과 전기도금층의 형성에 관한 연구)

  • ;;;;Gerard P. Martins
    • Journal of the Korean institute of surface engineering
    • /
    • v.33 no.4
    • /
    • pp.273-280
    • /
    • 2000
  • Silver was deposited on glass by electroless plating and electroplating. Surface properties were investigated using the AFM. Crystal structure of deposit layers was confirmed by TEM and XRD. Electroplating is performed by DC plating and pulse plating, respectively. This study resulted in followings, first, deposit of electroless plating showed fine grain and was similar to the amorphous structure. Second, electrodeposit on the electroless layer was revealed following results ; (1) more uniform layer and finer grains were obtained with increasing frequency (2) more isotropic structure was obtained with increasing frequency (3) finer grains at 25% duty cycle was obtained (4) grain size and roughness of the silver deposit was decreased with increasing frequency.

  • PDF

A Comparison of the Properties of DC and RF Sputter - deposited Cr films (DC 및 RF 스퍼터링법으로 증착한 Cr 박막의 특성 비교)

  • Park, Min-Woo;Lee, Chong-Mu
    • Korean Journal of Materials Research
    • /
    • v.16 no.8
    • /
    • pp.461-465
    • /
    • 2006
  • Chromium (Cr) films were deposited on plain carbon steel sheets by DC and RF magnetron sputtering as well as by electroplating. Effects of DC or RF sputtering power on the deposition rate and properties such as, hardness, surface roughness and corrosion-resistance of the Cr films were investigated. X-ray diffraction (XRD), atomic force microscopy (AFM), scanning electron microcopy (SEM) analyses were performed to investigate the crystal structure, surface roughness, thickness of the Cr films. Salt fog tests were used to evaluate the corrosion resistance of the samples. The deposition rate, hardness, and surface roughness of the Cr film deposited by either DC or RF sputtering increase with the increase of sputtering power but the adhesion strength is nearly independent of the sputtering power. The deposition rate, hardness, and adhesion strength of the Cr film deposited by DC sputtering are higher than those of the Cr film deposited by RF sputtering, but RF sputtering offers smoother surface and higher corrosion-resistance. The sputter-deposited Cr film is harder and has a smoother surface than the electroplated one. The sputter-deposited Cr film also has higher corrosion-resistance than the electroplated one, which may be attributed to the smoother surface of the sputter-deposited film.