• Title/Summary/Keyword: Current Mode Control

Search Result 1,001, Processing Time 0.032 seconds

Enhanced Variable On-time Control of Critical Conduction Mode Boost Power Factor Correction Converters

  • Kim, Jung-Won;Yi, Je-Hyun;Cho, Bo-Hyung
    • Journal of Power Electronics
    • /
    • v.14 no.5
    • /
    • pp.890-898
    • /
    • 2014
  • Critical conduction mode boost power factor correction converters operating at the boundary of continuous conduction mode and discontinuous conduction mode have been widely used for power applications lower than 300W. This paper proposes an enhanced variable on-time control method for the critical conduction mode boost PFC converter to improve the total harmonic distortion characteristic. The inductor current, which varies according to the input voltage, is analyzed in detail and the optimal on-time is obtained to minimize the total harmonic distortion with a digital controller using a TMS320F28335. The switch on-time varies according to the input voltage based on the computed optimal on-time. The performance of the proposed control method is verified by a 100W PFC converter. It is shown that the optimized on-time reduces the total harmonic distortion about 52% (from 10.48% to 5.5%) at 220V when compared to the variable on-time control method.

400mA Current-Mode DC-DC Converter for Mobile Multimedia Application (휴대용 멀티미디어 기기를 위한 400mA급 전류 방식 DC-DC 컨버터)

  • Heo, Dong-Hun;Nam, Hyun-Seok;Lee, Min-Woo;Ahn, Young-Kook;Roh, Jeong-Jin
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.8
    • /
    • pp.24-31
    • /
    • 2008
  • Power converters are becoming an essential block in modem mobile multimedia application. This paper presents a high performance DC-DC buck converter for mobile applications. Controller of DC-DC buck converter is designed by current-mode control method. An current-mode DC-DC converter is implemented in a standard $0.18{\mu}m$ CMOS process, and the overall die size was $1.2mm^2$. The peak efficiency was 86 % with a switching frequency of $1\sim1.5MHz$ and a maximum load current of 400mA.

A Novel Three-Phase Quasi-Resonant DC Link Inverter (새로운 3상 준공진 직류링크 인버터)

  • Lee, Jin-Woo;Park, Min-Ho;Won, Jong-Soo
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.40 no.5
    • /
    • pp.479-488
    • /
    • 1991
  • A novel three-phase quasi-resonant dc link inverter (QRI)with a switch connected between dc voltage source and resonant inductor is proposed. According to the state of switching and load current, the operating mode of the proposed inverter scheme is classified into free-wheeling, inverting, and rectifying mode. By examining the behavior of the circuit in each operating mode, an equivalent circuit which represents all the modes in a unified manner is derived. The operating principle of QRI at inverting mode is analyzed, and it is shown that the maximum voltage of resonant dc link is confined to twice the dc source voltage and that both the zero voltage switching of inverter and the zero current switching of inserted switch are guaranteed. An appropriate current control algorithm is suggested, and the opeating characteristics of proposed resonant inverter are verified through both simulation and experiment.

  • PDF

Fabrication of 2.5 Gbps Burst-mode Receiver and its Full Compliance to GPON

  • Lee, Mun-Seob;Lee, Byung-Tak;Kim, Jong-Deog;Lee, Dong-Soo
    • Journal of the Optical Society of Korea
    • /
    • v.12 no.4
    • /
    • pp.355-358
    • /
    • 2008
  • In the current GPON market and standard, the line bit rate requirement is changing from 1.25 Gbps to 2.5 Gbps. We fabricate a 2.5 Gbps burst-mode receiver with commercially available blocks and optimize it with an APD bias control. A burst-mode measurement setup is made for the full compliance test with the GPON standard. The device meets the partially defined 2.5 Gbps specs in the current ITU G.984.2 standard, also, supports 1.25 Gbps specs for the coexistence issue in an access network. The full-compliant measurement values can be used as a guideline for fixing "for further study" specs in the current GPON standard at 2.5 Gbps.

Sliding Mode Observer Driver IC Integrated Gate Driver for Sensorless Speed Control of Wide Power Range of PMSMs

  • Oh, Jimin;Kim, Minki;Heo, Sewan;Suk, Jung-Hee;Yang, Yil Suk;Park, Ki-Tae;Kim, Jinsung
    • ETRI Journal
    • /
    • v.37 no.6
    • /
    • pp.1176-1187
    • /
    • 2015
  • This work proposes a highly efficient sensorless motor driver chip for various permanent-magnet synchronous motors (PMSMs) in a wide power range. The motor driver chip is composed of two important parts. The digital part is a sensorless controller consisting mainly of an angle estimation block and a speed control block. The analog part consists of a gate driver, which is able to sense the phase current of a motor. The sensorless algorithms adapted in this paper include a sliding mode observer (SMO) method that has high robust characteristics regarding parameter variations of PMSMs. Fabricated SMO chips detect back electromotive force signals. Furthermore, motor current-sensing blocks are included with a 10-bit successive approximation analog-to-digital converter and various gain current amplifiers for proper sensorless operations. Through a fabricated SMO chip, we were able to demonstrate rated powers of 32 W, 200 W, and 1,500 W.

Integrated Sliding-Mode Sensorless Driver with Pre-driver and Current Sensing Circuit for Accurate Speed Control of PMSM

  • Heo, Sewan;Oh, Jimin;Kim, Minki;Suk, Jung-Hee;Yang, Yil Suk;Park, Ki-Tae;Kim, Jinsung
    • ETRI Journal
    • /
    • v.37 no.6
    • /
    • pp.1154-1164
    • /
    • 2015
  • This paper proposes a fully sensorless driver for a permanent magnet synchronous motor (PMSM) integrated with a digital motor controller and an analog pre-driver, including sensing circuits and estimators. In the motor controller, a position estimator estimates the back electromotive force and rotor position using a sliding-mode observer. In the pre-driver, drivers for the power devices are designed with a level shifter and isolation technique. In addition, a current sensing circuit measures a three-phase current. All of these circuits are integrated in a single chip such that the driver achieves control of the speed with high accuracy. Using an IC fabricated using a $0.18{\mu}m$ BCDMOS process, the performance was verified experimentally. The driver showed stable operation in spite of the variation in speed and load, a similar efficiency near 1% compared to a commercial driver, a low speed error of about 0.1%, and therefore good performance for the PMSM drive.

A Study on the Power Factor Improvement of Single-Phase Bridgeless Voltage Doubler Converter (단상 브리지리스 배전압 변환기의 역률 개선에 관한 연구)

  • Koo, Do-Yeon;Kim, Dong-Wook;Lim, Seung-Beom;Hong, Soon-Chan
    • Proceedings of the KIPE Conference
    • /
    • 2011.11a
    • /
    • pp.169-170
    • /
    • 2011
  • PFC(Power Factor Correction) converters are commonly designed for CCM(Continuous Conduction Mode). However, DCM(Discontinuous Conduction Mode) appears in the input current near the ZCP(Zero Crossing Point) at light loads, resulting in input current distortion. It is caused by inaccurate average current values obtained in DCM. This paper studies a simple digital control scheme that can be operated in both CCM and DCM with minimal changes to the CCM average current control structure.

  • PDF

The High-speed Operation of Single Phase Switched Reluctance Motor (단상 SRM의 고속 구동 제어에 관한 연구)

  • Ahn, Joonseon;Lee, Ju
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.54 no.10
    • /
    • pp.470-476
    • /
    • 2005
  • In this paper PU control scheme is presented. The proposed scheme has following features. The one is oft-starting method which is used for preventing to flow large current in motor phase winding when motor starts. The ther is the selection of the level of the over current. The first feature is implemented by increasing the PWM duty lowly, the second feature is implemented by limiting the magnitude of the phase current level by which the over heat f motor by copper losses and magnetic saturation decreases. By the analysis using FEM considering load condition, the peed of mode transition from PW to single pulse control is selected and confirmed by simulation that there is no ver current occurs during the mode transition. For the verification of proposed scheme, the simulation using MATLAB Simulink with considering non-linearity of inductance profile from FEM analysis is performed and the experiment with SRM drive system which has the DSP controller and single Phase SRM are peformed.

Super-Twisting Sliding Mode Control Design for Cascaded Control System of PMSG Wind Turbine

  • Phan, Dinh Hieu;Huang, ShouDao
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1358-1366
    • /
    • 2015
  • This study focuses on an advanced second-order sliding mode control strategy for a variable speed wind turbine based on a permanent magnet synchronous generator to maximize wind power extraction while simultaneously reducing the mechanical stress effect. The control design based on a modified version of the super-twisting algorithm with variable gains can be applied to the cascaded system scheme comprising the current control loop and speed control loop. The proposed control inheriting the well-known robustness of the sliding technique successfully deals with the problems of essential nonlinearity of wind turbine systems, the effects of disturbance regarding variation on the parameters, and the random nature of wind speed. In addition, the advantages of the adaptive gains and the smoothness of the control action strongly reduce the chatter signals of wind turbine systems. Finally, with comparison with the traditional super-twisting algorithm, the performance of the system is verified through simulation results under wind speed turbulence and parameter variations.