• Journal of Power Electronics
• /
• 제14권6호
• /
• pp.1272-1280
• /
• 2014

This paper presents solutions for fault detection and diagnosis of two-level, three phase voltage-source inverter (VSI) topologies with IGBT devices. The proposed solutions combine redundant standby VSI structures and contactors (or relays) to improve the fault-tolerant capabilities of power electronics in applications with safety requirements. The suitable combination of these elements gives the inverter the ability to maintain energy processing in the occurrence of several failure modes, including short-circuit in IGBT devices, thus extending its reliability and availability. A survey of previously developed fault-tolerant VSI structures and several aspects of failure modes, detection and isolation mechanisms within VSI is first discussed. Hardware solutions for the protection of power semiconductors with fault detection and diagnosis mechanisms are then proposed to provide conditions to isolate and replace damaged power devices (or branches) in real time. Experimental results from a prototype are included to validate the proposed solutions.

• Journal of Power Electronics
• /
• 제16권2호
• /
• pp.522-531
• /
• 2016

This paper proposes a new NLC (Nearest Level Control) scheme for MMCs (Modular Multilevel Converters), which offers voltage ripple reductions in the DC capacitor of the SM (Sub-Module), the output voltage harmonics, and the switching losses. The feasibility of the proposed NLC was verified through computer simulations. Based on these simulation results, a hardware prototype of a 10kVA, DC-1000V MMC was manufactured in the lab. Experiments were conducted to verify the feasibility of the proposed NLC in an actual hardware environment. The experimental results were consistent with the results obtained from the computer simulations.

• 전기전자학회논문지
• /
• 제23권4호
• /
• pp.1208-1217
• /
• 2019

풀-브리지 서브모듈은 MMC의 단위 시스템으로서 서브모듈에 대한 수명예측은 HVDC 시스템의 유지 보수와 경제성 확보 관점에서 매우 중요하다. 그러나 일반적으로 부품의 종류, 개수, 결합 상태만을 고려하는 수명 예측은 대상 시스템의 구동상태를 고려하지 않는 일반화 된 결과로 실제 시스템의 수명과 크게 차이가 발생할 수 있다. 따라서 본 논문에서는 풀-브리지 서브모듈의 동작 특성을 반영하기 위한 목적으로 고장나무를 설계하고 기본 사상의 고장률에 MIL-HDBK-217F를 적용하여 풀-브리지 서브모듈의 수명을 예측한다. 기존의 부품고장률 분석과 제안된 고장나무 분석에 의한 기대 수명을 비교하고, 풀-브리지 서브모듈의 여유율 적용 여부에 따른 수명을 비교한다.

• Journal of information and communication convergence engineering
• /
• 제10권1호
• /
• pp.85-90
• /
• 2012

A 40-MS/sec 10-bit pipelined analog to digital converter (ADC) with a 1.2 Vpp differential input signal is proposed. The implemented pipelined ADC consists of eight stages of 1.5 bit/stage, one stage of 2 bit/stage, a digital error correction block, band-gap reference circuit & reference driver, and clock generator. The 1.5 bit/stage consists of a sub-ADC, digital to analog (DAC), and gain stage, and the 2.0 bit/stage consists of only a 2-bit sub-ADC. A bootstrapped switch with a constant resistance is proposed to improve the linearity of the input switch. It reduces the maximum VGS variation of the conventional bootstrapped switch by 67%. The proposed bootstrapped switch is used in the first 1.5 bit/stage instead of a sample-hold amplifier (SHA). This results in the reduction of the hardware and power consumption. It also increases the input bandwidth and dynamic performance. A reference voltage for the ADC is driven by using an on-chip reference driver without an external reference. A digital error correction with a redundancy is also used to compensate for analog noise such as an input offset voltage of a comparator and a gain error of a gain stage. The proposed pipelined ADC is implemented by using a 0.18-${\mu}m$ 1- poly 5-metal CMOS process with a 1.8 V supply. The total area including a power decoupling capacitor and the power consumption are 0.95 $mm^2$ and 51.5 mW, respectively. The signal-to-noise and distortion ratio (SNDR) is 56.15 dB at the Nyquist frequency, resulting in an effective number of bits (ENOB) of 9.03 bits.

• 한국전자통신학회논문지
• /
• 제7권5호
• /
• pp.1061-1066
• /
• 2012

디지털 메모리는 신뢰성, 속도 그리고 상대적인 단순한 제어회로로 인해 지금까지 저장장치로서 널리 사용되어 왔다. 그러나 디지털 메모리 저장능력은 공정의 선폭감소의 한계로 인해 결국 한계에 다다르게 될 것이다. 이러한 저장 능력을 획기적으로 증가시키는 방안의 하나로서 메모리의 셀에 저장하는 데이터의 형태를 디지털에서 아날로그로 변화시키는 것이다. 한 개의 셀과 프로그래밍을 위한 주변회로로 구성된 아날로그 메모리가 0.16um 표준 CMOS 공정에서 제작되었다. 제작된 아날로그 메모리는 저밀도 불활성 메모리, SRAM과 DRAM에서 리던던시 회로 제어, ID나 보안코드 레지스터, 영상이나 음성 저장장치 등에 응용될 것이다.

• Journal of Power Electronics
• /
• 제16권4호
• /
• pp.1426-1437
• /
• 2016

In different industrial and mission oriented applications, redundant or standby semiconductor systems can be implemented to improve the reliability of power electronics equipment. The proper structure for implementation can be one of the redundant or standby structures for series or parallel switches. This selection is determined according to the type and failure rate of the fault. In this paper, the reliability and the mean time to failure (MTTF) for each of the series and parallel configurations in two redundant and standby structures of semiconductor switches have been studied based on different failure rates. The Markov model is used for reliability and MTTF equation acquisitions. According to the different values for the reliability of the series and parallel structures during SC and OC faults, a comprehensive comparison between each of the series and parallel structures for different failure rates will be made. According to the type of fault and the structure of the switches, the reliability of the switches in the redundant structure is higher than that in the other structures. Furthermore, the performance of the proposed series and parallel structures of switches during SC and OC faults, results in an improvement in the reliability of the boost dc/dc converter. These studies aid in choosing a configuration to improve the reliability of power electronics equipment depending on the specifications of the implemented devices.

• Journal of Power Electronics
• /
• 제15권1호
• /
• pp.146-159
• /
• 2015

Since the power capacity needed for the propulsion of large ships is very large, a multiphase AC induction propulsion mode is generally adopted to meet the higher requirements of reliability, redundancy and maintainability. This paper gives a detailed description of the development of a 20MW fifteen-phase PWM driver for advanced fifteen-phase propulsion induction motors with a special third-harmonic injection in terms of the main circuit hardware, control system design, experiments, etc. The adoption of the modular design method for the main circuit hardware design can make the enclosed mechanical structure simple and maintainable. It can also avoid the larger switch stresses caused by the multiple turn on of the IGBTs in conventional large-capacity converter systems. The use of the distributed controller design method based on a high-speed fiber-optic ring net for the control system can overcome such disadvantages as the poor reliability and long maintenance times arising from the conventional centralized controller which is designed according to point-to-point communication. Finally, the performance of the 20MW PWM driver is verified by experimentation on a new fifteen-phase induction propulsion motor.

• 전기학회논문지
• /
• 제65권2호
• /
• pp.304-310
• /
• 2016

This paper proposes a fault diagnosis method for an open-fault in inverter driving five-phase induction motor. The five-phase induction motor has a high output torque and small torque ripple in comparison to three-phase. The best advantage of the five-phase induction motor is fault diagnosis and tolerant control using redundancy of phases. This paper uses an inverter as a power converter for driving a five-phase induction motor. If a switch of inverter occurs to the open-fault, this problem is the influence on the output current and output torque. To solve this problem, there is need of an accurate diagnosis and fault switch distinction. Therefore, this paper propose a fault detection method of the open-fault switches for the fault diagnosis. First, analyzing the pattern for the open-circuit fault of one phase. next, analyzing the pattern for the open-circuit fault of each inverter switches. Through the pattern analysis, It defines the scope of each of the failure switch. Thereafter, By using an algorithm that proposes to perform a fault diagnosis method. The proposed algorithm is verified from the experiment with the 1.5 kW five-phase induction motor.