• Title/Summary/Keyword: Commutation failure

Search Result 20, Processing Time 0.026 seconds

Fault Effect Analysis of HVDC System Considering Commutation Failure (Commutation Failure를 고려한 HVDC 고장영향 분석)

  • Ahn, Yang-Won;Kim, Seong-Arm;Kim, Tae-Ik;Son, Gum-Tae;Park, Jung-Wook
    • Proceedings of the KIEE Conference
    • /
    • 2011.07a
    • /
    • pp.1216-1217
    • /
    • 2011
  • 본 논문에서는 제주 스마트그리드 실증단지 계통에 연계될 전류형 HVDC 상세 모델을 이용하여 계통에 외란이 발생할 경우에 일어날 수 있는 Commutation Failure를 고려한 HVDC 고장영향을 분석한 내용에 대해 기술하고 있다. 전류형 HVDC 시스템의 Commutation Failure 기본원리를 정리하고, 계통의 3상 지락고장을 가정하여 이론적인 전압감소 시점에 대해 설명하였고, 이를 통해 3상 지락고장시 리액턴스(계통 임피던스 + HVDC 부가설비 리액턴스) 값 변동에 따른 Commutation Failure 지속시간을 Multiple Transient Simulation 방법을 통해 확인하였다. 도출된 결과를 통해 리액턴스 값이 작을수록 Commutation Failure 진행 시간을 줄일 수 있음을 보여주였다.

  • PDF

System-Level Vulnerability Analysis for Commutation Failure Mitigation in Multi-infeed HVDC Systems

  • Yoon, Minhan;Jang, Gilsoo
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.3
    • /
    • pp.1052-1059
    • /
    • 2018
  • This paper deals with commutation failure of the line-commutated converter high voltage direct current (LCC HVDC) system caused by a three phase fault in the ac power system. An analytic calculation method is proposed to estimate the maximum permissible voltage drop at the LCC HVDC station on various operating point and to assess the area of vulnerability for commutation failure (AOV-CF) in the power system based on the residual phase voltage equation. The concept is extended to multi-infeed HVDC power system as the area of severity for simultaneous commutation failure (AOS-CF). In addition, this paper presents the implementation of a shunt compensator applying to the proposed method. An analysis and simulation have been performed with the IEEE 57 bus sample power system and the Jeju island power system in Korea.

Design of Direct-Current Fuzzy Controller for Mitigating Commutation Failure in HVDC System

  • Gao, Benfeng;Yuan, Kewei;Dong, Peiyi;Luo, Chao;Zhao, Shuqiang
    • Journal of Electrical Engineering and Technology
    • /
    • v.13 no.4
    • /
    • pp.1450-1458
    • /
    • 2018
  • Commutation failures can deteriorate the availability of high-voltage direct current (HVDC) links and may lead to outage of the HVDC system. Most commutation failures are caused by voltage reduction due to ac system faults on inverter side. The commutation failure process can be divided into two stages. The first stage, from the occurrence to the clearing of faults, is called 'Deterioration Stage'. The second stage, from the faults clearing to restoring the power system stability, is called 'Recovery Stage'. Based on the analysis of the commutation failure process, this paper proposes a direct-current fuzzy controller including prevention and recovery controller. The prevention controller reduces the direct current to prevent Commutation failures in the 'Deterioration Stage' according to the variation of ac voltage. The recovery controller magnifies the direct current to speed up the recovery of power system in the 'Recovery Stage', based on the recovery of direct voltage. The validity of this proposed fuzzy controller is further proved by simulation with CIGRE HVDC benchmark model in PSCAD/EMTDC. The results show the commutation failures can be mitigated by the proposed direct-current fuzzy controller.

Investigation of a Hybrid HVDC System with DC Fault Ride-Through and Commutation Failure Mitigation Capability

  • Guo, Chunyi;Zhao, Chengyong;Peng, Maolan;Liu, Wei
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1367-1379
    • /
    • 2015
  • A hybrid HVDC system that is composed of line commutated converter (LCC) at the rectifier side and voltage source converter (VSC) in series with LCC at the inverter side is studied in this paper. The start-up strategy, DC fault ride-through capability, and fault recovery strategy for the hybrid HVDC system are proposed. The steady state and dynamic performances under start-up, AC fault, and DC fault scenarios are analyzed based on a bipolar hybrid HVDC system. Furthermore, the immunity of the LCC inverter in hybrid HVDC to commutation failure is investigated. The simulation results in PSCAD/EMTDC show that the hybrid HVDC system exhibits favorable steady state and dynamic performances, in particular, low susceptibility to commutation failure, excellent DC fault ride-through, and fast fault recovery capability. Results also indicate that the hybrid HVDC system can be a good alternative for large-capacity power transmission over a long distance byoverhead line.

Commutation Failures of HVDC System (HVDC 시스템의 정류 실패)

  • Kim, Chan-Gi;Yang, Byeong-Mo;Sim, Eung-Bo
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.50 no.10
    • /
    • pp.521-529
    • /
    • 2001
  • This paper deals with the commutation failures of HVCD system. Commutation failures are caused by AC voltage distrotions at inverter side and cause the HVDC system oscillations. In this paper, in order to know a correct incidence and onset of the failures, theoretical analysis, the simulation and the investigation at actual system are carried out and the dynamic performace simulations are performed by PSCAD/EMTDC. Finally, the condition that the failure could be generated and how to reduce the failures are analyzed.

  • PDF

Analysis of HVDC Converter Commutation Process (HVDC 전력변환기의 Commutation 동작분석)

  • Kwak, J.S.;Wook, W.J.;Koh, B.E.;Kim, C.K.;Shim, E.B.
    • Proceedings of the KIEE Conference
    • /
    • 2000.07b
    • /
    • pp.1286-1288
    • /
    • 2000
  • Commutation failure can be considered as the severest abnormal operation of thyristor HVDC converter. During the failure, power conversion from DC to AC is stopped until the AC voltage get recovered. The process of thyristor converter is subscribed at normal and abnormal state, respectively. The detection and the protection for Cheju HVDC are explained by computer simulation results.

  • PDF

A Study on the Analysis of the Load Insensitive DC Chopper (Load insensitive DC Chopper의 특성해석에 관한 연구)

  • 원종수;박상율
    • 전기의세계
    • /
    • v.28 no.1
    • /
    • pp.67-72
    • /
    • 1979
  • The most difficult problem encountered in the DC Chopper is the improvement in it's output waveforms and the commutation failure. Thus, this paper deals with the Load Insensitive DC Chopper that produces a quasi-pure square wave over the entire load range, and doesn't fail the commutation. The authors compared voltage and current waveforms from the laboratory model with those from the computer simulation, and it's characteristics is discussed.

  • PDF

A Study on the Start-up Control for HDD Spindle Motors (HDD 스핀들 모터의 초기 구동 제어에 관한 연구)

  • Jeong, Jun
    • Proceedings of the Korean Society for Noise and Vibration Engineering Conference
    • /
    • 2008.04a
    • /
    • pp.869-873
    • /
    • 2008
  • Optimization method for the open loop commutation time intervals in HDD spindle start-up control is presented in this paper. A hard disk drive(HDD) uses a sensorless brushless DC motor(BLDC) for the platter rotation. Because there is no direct sensor for the rotor position, open loop commutations after sensing the rotor position at a standstill using inductive sensing method are performed to speed up the rotor up to a certain speed where the zero crossings of the back electromotive force(EMF) are measurable. Therefore successful open loop commutations are necessary for the stable start-up control of the spindle motors. Random neighborhood search(RNS) algorithm is introduced as a optimization technic in this paper. Rotor speed and its standard deviation are used as a cost function and commutation intervals obtained from the spindle motion equation are used as initial parameter values for the RNS. With the help of the proposed method optimized open loop commutation time intervals for the very low start-up current are acquired and tested. The experimental results shows that the proposed method can decrease the start-up failure rate of a HDD spindle motor.

  • PDF

6펄스 콘버어터로 제어되는 초전도 에너지 저장장치에 의한 전력계통 안정화

  • 차귀수;한송엽;원종수
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.35 no.8
    • /
    • pp.353-362
    • /
    • 1986
  • This paper shows that 6 pulse converter instead of 12 pulse converter can be used for the control of Superconducting Magnet Energy Storage(SMES) to improve the stability and to suppress the voltage fluctuation of power system. In order to prevent the commutation failure, when 6 pulse converter used for simultaneous control of real power and reactive power is asymmetrically controlled, stable control region has been presented by analyzing the commutation phenomena at critical points which distinguish the stable control region from the unstrol control region. Harmonic components of line current and output voltage have been calculated. Finally, computer simulation of power system stabilization has been presented to show the effectiveness of the proposed method. According to the computation results, SMES controlled by the 6 pulse converter is an effective measure in reducing the oscillation and the transient instability of the power system.

  • PDF

A study on the improvement of communiation circuit for DC chopper (DC chopper용 전류회로 개선에 관한 연구)

  • 노창주;오진석
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.13 no.1
    • /
    • pp.57-68
    • /
    • 1989
  • This paper treats the analytical and experimental studies on the improvement of commutating circuit for the speed control of DC motor. A simple circuit composed of R, L and C elements is proposed here for switching off power SCR carrying the load current. The real important in this chopper circuit is to determine the reasonable values of commutating circuit constants. In this paper, the reasonable values of the commutating circuit constants are basically determined on a view point of commutating performances in the given circuit model and must satisfy the following conditions. The first, the peak commutating current should be larger than the anticipated maximum load current. The second, the circuit turn-off time (tc) must be longer than the SCR turn-off time (tq). The third, the resistor should be enough large to permit the current to be neglected in the analysis of the commutation circuit, as well as be enough small to permit to charge the capacity voltage (Ec) to the half the value of source voltage (E) before the next communication cycle is initiated. The last, the period of chopping signal must be the least possible multiple of the damping vibration period of commutating circuit. The improved chopper circuit used in the experiment under unloaded condition was composed to meet the reasonable conditions mentioned above, and a successful commuting performance was achieved without failure. Several types of microprocessor having a different value of CPU speed individually have been applied to the experiment under the loaded conditions. Also it shows that the faster the speed of CPU is, the more stable the commutation turns out.

  • PDF