• 센서학회지
• /
• 제14권3호
• /
• pp.137-143
• /
• 2005

Research in the field of biosensor has enormously increased over the recent years. The metal-oxide semiconductor field effect transistor (MOSFET) type protein sensor offers a lot of potential advantages such as small size and weight, the possibility of automatic packaging at wafer level, on-chip integration of biosensor arrays, and the label-free molecular detection. We fabricated MOSFET protein sensor and proposed the gold-black electrode as the gate metal to improve the response. The experimental results showed that the output voltage of MOSFET protein sensor was varied by concentration of albumin proteins and the gold-black gate increased the response up to maximum 13 % because it has the larger surface area than that of planar-gold gate. It means that the expanded gate allows a larger number of ligands on same area, and makes the more albumin proteins adsorbed on gate receptor.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제14권4호
• /
• pp.443-450
• /
• 2014

This paper presents a 20-Gb/s optical receiver circuit fabricated with standard 65-nm CMOS technology. Our receiver circuits are designed with consideration for parasitic inductance and capacitance due to bonding wires connecting the photodetector and the circuit realized separately. Such parasitic inductance and capacitance usually disturb the high-speed performance but, with careful circuit design, we achieve optimized wide and flat response. The receiver circuit is composed of a transimpedance amplifier (TIA) with a DC-balancing buffer, a post amplifier (PA), and an output buffer. The TIA is designed in the shunt-feedback configuration with inductive peaking. The PA is composed of a 6-stage differential amplifier having interleaved active feedback. The receiver circuit is mounted on a FR4 PCB and wire-bonded to an equivalent circuit that emulates a photodetector. The measured transimpedance gain and 3-dB bandwidth of our optical receiver circuit is 84 $dB{\Omega}$ and 12 GHz, respectively. 20-Gb/s $2^{31}-1$ electrical pseudo-random bit sequence data are successfully received with the bit-error rate less than $10^{-12}$. The receiver circuit has chip area of $0.5mm{\times}0.44mm$ and it consumes excluding the output buffer 84 mW with 1.2-V supply voltage.

• KIEE International Transactions on Electrophysics and Applications
• /
• 제5C권4호
• /
• pp.176-179
• /
• 2005

The increasing demand for high density packaging technologies and the evolution to mixed digital and analogue devices has been the con-set of increasing research in thin film multi-layer technologies such as the passive components integration technology. In this paper, Cu and TaO thin film with RF sputtering was deposited for spiral inductor and MOM capacitor on the $SiO_2$/Si(100) substrate. MOM capacitor and spiral inductor were fabricated for L-C band pass filter by sputtering and lift-off. We are analyzed and designed thin films L-C passive components for band pass filter at 900 MHz and 1.8 GHz, important devices for mobile communication system. Based on the high-Q values of passive components, MOM capacitor and spiral inductors for L-C band pass filter, a low insertion loss of L-C passive components can be realized with a minimized chip area. The insertion loss was 3 dB for a 1.8 GHz filter, and 5 dB for a 900 MHz filter. This paper also discusses a analysis and practical design to thin-film L-C band pass filter.

• 한국전기전자재료학회논문지
• /
• 제18권5호
• /
• pp.431-438
• /
• 2005

In this paper, we propose the built-in current testing circuit for improving reliability As the integrated CMOS circuits in a chip are increased, the testability on design and fabrication should be considered to reduce the cost of testing and to guarantee the reliability In addition, the high degree of integration makes more failures which are different from conventional static failures and introduced by the short between transistor nodes and the bridging fault. The proposed built-in current testing method is useful for detecting not only these failures but also low current level failures and faster than conventional method. In normal mode, the detecting circuit is turned off to eliminate the degradation of CUT(Circuits Under Testing). The differential input stage in detecting circuit prevents the degradation of CUT in test mode. It is expected that this circuit improves the quality of semiconductor products, the reliability and the testability.

• Journal of Semiconductor Engineering
• /
• 제1권1호
• /
• pp.57-63
• /
• 2020

Complementary metal-oxide-semiconductor (CMOS) technology is now facing a power scaling limit to increase integration density. Since 1970s, multi-valued logic (MVL) has been considered as promising alternative to resolve power scaling challenge for increasing information density up to peta-scale level by reducing the system complexity. Over the past several decades, however, a power-scalable and mass-producible MVL technology has been absent so that MVL circuit and system implementation have been delayed. Recently, compact MVL device researches incorporating multiple-switching characteristics in a single device such as 2D heterojunction-based negative-differential resistance (NDR)/transconductance (NDT) devices and quantum-dot/superlattices-based constant intermediate current have been actively performed. Meanwhile, wafer-scale, energy-efficient and variation-tolerant ternary-CMOS (T-CMOS) technology has been demonstrated through commercial foundry. In this review paper, an overview for MVL development history including recent studies will be presented. Then, the status and its future research direction of MVL technology will be discussed focusing on the T-CMOS technology for peta-scale information processing in semiconductor chip.

• 한국위성정보통신학회논문지
• /
• 제7권2호
• /
• pp.54-58
• /
• 2012

본 논문에서는 사용자가 존재할 때만 LED 조명을 활성화해서 통신 기능을 수행하고 사용자가 없을 때에는 자동으로 LED 조명을 비활성화 할 수 있는 종합 제어 시스템 기반 기술을 디자인하고 구현하였다. 이 시스템은 마이크로 콘트롤러를 이용한 사용자 감지기능을 수행하는 HW 모듈과 웹을 통한 종합 제어 시스템 SW 모듈로 구성된다. 마이크로 콘트롤러 보드는 ATMega2560를 이용하여 설계하고, 적외선과 초음파 센서를 이용하여 사용자 유무를 판단하였으며, 웹 기반의 모니터링 시스템은 스마트 디바이스를 통해서 제어할 수 있도록 구성하였다. 두 모듈의 연동 테스트를 통해서 본 시스템의 유효성을 검증하였다.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2007년도 추계학술대회 논문집
• /
• pp.347-348
• /
• 2007

On-chip micro humidity sensor, using $CN_x$ films for the sensing material, was designed, simulated, and fabricated with Op amp based readout circuit and diode temperature sensors. To compensate the temperature and other gases, two methods were applied. One is wheatstone-bridge with reference FET that eliminates other undesirable chemical species, and the other is a diode temperature sensor to compensate the temperature effect. $CN_x$ film can be a new humidity sensing material, and has a strong potential to adapt to smart sensors or multi-sensors using MEMS or nano-technology. A particular design technology for integration of sensors and systems together was proposed that whole fabrication process could be achieved by a standard CMOS process.

• 한국정보통신학회논문지
• /
• 제11권9호
• /
• pp.1687-1693
• /
• 2007

네트워크 기술이나 반도체 집적기술, 그리고 임베디드 시스템 기술의 발달로 넓은 범위의 영역에서 센서네트워크 활용이 가능해졌다. 따라서 센서 네트워크는 그것이 적용되는 응용분야에 따라서 여러 가지 형태와 차별화 된 특성으로 다양화되고 있다. 지능형 디지털 홈은 고유한 특성의 센서네트워크를 구성할 수 있는 한 분야이다. 본 논문에서는 컴퍼짓 센서 및 제어 네트워크를 제안하고, 이의 차세대 지능형 홈 네트워크 적용에 대해 논의한다. 또한 제안된 네트워크의 개발결과와 이를 기반으로 한 지능형 홈 서비스, 그리고 가상시험환경인 테스트베드의 개발결과를 제시한다.

• 한국전자통신학회논문지
• /
• 제14권4호
• /
• pp.645-650
• /
• 2019

본 논문에서는 기존의 l=1 궤도 각운동량 모드에 대해서만 연구가 이루어지던 광 도파로 구조를 개선하여 반도체 박막 공정으로 제작이 가능하고, l=1 및 l=2 궤도 각운동량 모드를 전송할 수 있는 광 집적회로용 실리콘 광 도파로를 유한차분법을 통하여 설계하였다. 설계된 광 도파로는 여러 층의 실리콘과 실리콘 산화막으로 이루어져 있으며, 두 고유 모드의 합성을 통하여 궤도 각운동량을 가지는 모드를 구현한다. 제안된 광 도파로의 2차 궤도 각운동량 모드의 전기장 분포를 통한 궤도 각운동량 계산 결과, 궤도 각운동량 양자수가 1차 및 2차 각각 l= 0.9642, 1.8766으로 이론치에 매우 근접한 값을 보였다.

• 대한관절경학회지
• /
• 제3권1호
• /
• pp.40-43
• /
• 1999

대퇴 터널 속에 횡고정 나사로 네가닥의 자가 슬괵건을 고정하는 전방십자인대 재건술은 이식된 건과 골이 만나는 부위에서 건-골 융합 과정(골통합, osteo-integration)이 필요하다. 본 증례는 외상성 전방십자인대 파열 환자에서 자가 슬괵건을 이용한 전방십자인대 재건술후 13주째에 수술한 전방십자인대 실질부(substance)의 외상성 재파열이 생겨 이를 관절경적 재수술을 시행하는 과정에서 대퇴 터널 내 골-이식건 결합부를 채취하여 조직학적 관찰을 시행하였다. 조직학적 소견은 이식건과 골 사이에 콜라젠 섬유의 연속성이 존재하는 이식건의 골통합 소견을 관찰할 수 있었다. 본 증례의 조직학적 소견과 전방십자인대 재건술후 초기에 이식건 파열의 낮은 발생율은 수술후 대퇴 터널에서의 자가 이식건-골의 융합이 수술후 12주에서 15주 사이에 완성된다는 주장을 뒷받침할 수 있을 것으로 사료된다.