• Title/Summary/Keyword: Chip Packing

Search Result 33, Processing Time 0.026 seconds

Efficient Block Packing to Minimize Wire Length and Area

  • Harashima, Katsumi;Ootaki, Yousuke;Kutsuwa, Toshirou
    • Proceedings of the IEEK Conference
    • /
    • 2002.07c
    • /
    • pp.1539-1542
    • /
    • 2002
  • In layout of LSI and PWB, block pack- ing problem is very important in order to reduce chip area. Sequence-pair is typical one of conventional pack- ing method and can search nearly-optimal solution by using Simulated Annealing(SA). SA takes huge computation time due to evaluating of various packing results. Therefore, Sequence-pair is not effective enough for fast layout evaluation including estimation of wire length and rotation of every blocks. This paper proposes an efficient block packing method to minimize wire length and chip area. Our method searches an optimal packing efficient- ly by using a cluster growth algorithm with changing the most valuable packing score on packing process.

  • PDF

A Study on Surface Corrosion of Compressed Chip of Al-lithium Alloy according to the Packing Method (포장방법에 따른 Al-Li합금 압축칩 표면부식에 관한 연구)

  • Lee, In-Su;Kim, Hae-Ji;Kim, Deok-Hyun
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.11 no.5
    • /
    • pp.137-141
    • /
    • 2012
  • In order to increase recyclability of new material, aluminium-lithium alloy(Al2050-T84), the chip is compressed in the type of cylinder after machining. This study is to review the effect of environmental condition such as temperature change and salt during the transportation by sea on the corrosion at the surface and inside of the compressed chip, and an effective packing method is presented in this paper.

SA-Based Test Scheduling to Reduce the Test Time of NoC-Based SoCS (SA 기법 응용 NoC 기반 SoC 테스트 시간 감소 방법)

  • Ahn, Jin-Ho;Kim, Hong-Sik;Kim, Hyun-Jin;Park, Young-Ho;Kang, Sung-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.93-100
    • /
    • 2008
  • In this paper, we address a novel simulated annealing(SA)-based test scheduling method for testing network-on-chip (NoC)-based systems-on-chip(SoCs), on the assumption that the test platform proposed in [1] is installed. The proposed method efficiently mixed the rectangle packing method with SA and improved the scheduling results by locally changing the test access mechanism(TAM) widths for cores and the testing orders. Experimental results using ITC'02 benchmark circuits show that the proposed algorithm can efficiently reduce the overall test time.

Effects of Packing Pressure and Time on Injection Molding of Plastic Micro-channel Plates (플라스틱 마이크로 채널 기판 사출성형 시 보압의 영향)

  • Woo, Sang-Won;Park, Si-Hwan
    • Journal of the Korean Society of Manufacturing Technology Engineers
    • /
    • v.25 no.3
    • /
    • pp.224-229
    • /
    • 2016
  • Recently, polymeric micro-fluidic biochips with numerous micro patterns on the surface were fabricated by injection molding for realizing low-cost mass production of devices. To evaluate the effects of process parameters on large-scale micro-structure replication, a $50{\times}50mm^2$ tool insert with surface structures having a patterns of trapezoidal shapes (height: $30{\mu}m$) was employed. During injection molding, PMMA was used; packing phase parameters and mold temperature were investigated. The replicated surface textures were quantitatively characterized by confocal laser microscopy with 10-nm resolution. The degree of replication at low mold temperatures was found to be higher than that at high mold temperature at the beginning of the packing stage. Thereafter, the degree of replication increased to a greater extent at higher mold temperatures; application of higher mold temperatures improved the degree of replication.

NoC-Based SoC Test Scheduling Using Ant Colony Optimization

  • Ahn, Jin-Ho;Kang, Sung-Ho
    • ETRI Journal
    • /
    • v.30 no.1
    • /
    • pp.129-140
    • /
    • 2008
  • In this paper, we propose a novel ant colony optimization (ACO)-based test scheduling method for testing network-on-chip (NoC)-based systems-on-chip (SoCs), on the assumption that the test platform, including specific methods and configurations such as test packet routing, generation, and absorption, is installed. The ACO metaheuristic model, inspired by the ant's foraging behavior, can autonomously find better results by exploring more solution space. The proposed method efficiently combines the rectangle packing method with ACO and improves the scheduling results by dynamically choosing the test-access-mechanism widths for cores and changing the testing orders. The power dissipation and variable test clock mode are also considered. Experimental results using ITC'02 benchmark circuits show that the proposed algorithm can efficiently reduce overall test time. Moreover, the computation time of the algorithm is less than a few seconds in most cases.

  • PDF

A study on the Development of Micro Hole Drilling Machine and its Mechanism (미소경 드릴링 머신의 개발과 절삭현상의 연구)

  • Paik, In-Hwan;Chung, Woo-Seop
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.12 no.1
    • /
    • pp.22-28
    • /
    • 1995
  • Micro Drills have found ever wider application. However micro drilling is a machining to integrate the difficult machinablities such as tool stiffness, position control and revolution accuracy, and is known to cost and time consuming. So, this study aimed to practice ultraminiature drilling(0.05 .phi. ) wiht simple component, if possible. System is developed as the three modules : feed drives, spindle and monitoring part. The dynamics of measured current signals from the spindle of Micro Hole Drilling machine are investigated to establish the criteria of stepfeed mechanism. Cutting experiments identify the relationship of spindle rpm, feed rate and tool life. The smaller drill diameter is, the more suitable cutting condition have to be selected because of chip packing.

  • PDF

Research on the Correlation Effect of Innovation Activities on Innovators and Customers ${\sim}$ Using the IC Package and Testing Industries as an Example

  • Tien, Shiaw-Wen;Chung, Yi-Chan;Tsai, Chih-Hung;Dong, Chung-Yun
    • International Journal of Quality Innovation
    • /
    • v.8 no.3
    • /
    • pp.81-112
    • /
    • 2007
  • In the competitive global market, firms have to keep profit from innovation activities. A firm makes profits by offering products or services at a lower cost than its competitors or by offering differentiated products at premium prices that more than compensate for the extra cost of differentiation. The IC Package and Testing technology industries were the first high technological industry to build in Taiwan. The Package and Testing industries in Taiwan adopted competitive innovation activities to become stronger. In our study, we want to know how innovation activities influence a firm operating in the IC Package and Testing industries. Our study used a questionnaire and Likert five-point scale to survey the innovation activities, customer and feedback in innovation performance in the IC Package and Testing industry. The wafer level chip size packing technology in our study indicates the innovation activities. Because we need to compare the difference between the wafer level chip size packing technology and wire bonding technology to recognize innovation and how the innovator and customer were influenced. Our conclusions are described below: (1) When the innovator adopts innovation activities that can be maintained using experiments and knowledge, using machine and decision variables more quickly will produce success; (2) Innovators should adopt innovation activities that focus on customers that use knowledge and experimentation, training time and cost. If an innovation forces customers to spend much time and cost to learn new technology or applications, the innovation will not be adopted; (3) Innovators that create innovation performance higher than his customers must also consider the impact upon their customers. We have to remind innovator to focus on why their customers have a different level of evolution in the same innovation activities.

A Capillary Electrochromatographic Microchip Packed with Self-Assembly Colloidal Carboxylic Silica Beads

  • Jeon, In-Sun;Kim, Shin-Seon;Park, Jong-Man
    • Bulletin of the Korean Chemical Society
    • /
    • v.33 no.4
    • /
    • pp.1135-1140
    • /
    • 2012
  • An electrochromatographic microchip with carboxyl-group-derivatized mono-disperse silica packing was prepared from the corresponding colloidal silica solution by utilizing capillary action and self-assembly behavior. The silica beads in water were primed by the capillary action toward the ends of cross-patterned microchannel on a cyclic olefinic copolymer (COC) substrate. Slow evaporation of water at the front of packing promoted the self-assembled packing of the beads. After thermally binding a cover plate on the chip substrate, reservoirs for sample solutions were fabricated at the ends of the microchannel. The packing at the entrances of the microchannel was silver coated to fix utilizing an electroless silver-plating technique to prevent the erosion of the packed structure caused by the sudden switching of a high voltage DC power source. The electrochromatographic behavior of the microchip was explored and compared to that of the microchip with bare silica packing in basic borate buffer. Electrophoretic migration of Rhodamine B was dominant in the microchip with the carboxyl-derivatized silica packing that resulted in a migration approximated twice as fast, while the reversible adsorption was dominant in the bare silica-packed microchip. Not only the faster migration rates of the negatively charged FITC-derivatives of amino acids but also the different migration due to the charge interaction at the packing surface were observed. The electrochromatographic characteristics were studied in detail and compared with those of the bare silica packed microchip in terms of the packing material, the separation potential, pH of the running buffer, and also the separation channel length.

전문가시스템 기법을 이용한 칩 캡슐화 성형설계 시스템

  • 허용정
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 1996.11a
    • /
    • pp.588-592
    • /
    • 1996
  • In this paper, we have constructed an expert system for semiconductor chip encapsulation which combines a knowledge-based system with CAE software. The knowledge-base module includes heuristic and pre-analysis knowledge for evaluation and redesign. Evaluation of the initial design and generation of redesign recommendations can be developed from the rules as applied to a given chip Package. The CAE programs can be used for simulating the filling and packing stage of encapsulation process. The expert system is a new tool which enables package design or process conditions with high yields and high productivity.

  • PDF

A Study on a Knowledge-Based Design System for Chip Encapsulation (반도체 칩의 캡슐화 성형을 위한 지식형 설계시스템에 관한 연구)

  • 허용정;한세진
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.15 no.2
    • /
    • pp.99-106
    • /
    • 1998
  • In this paper, we have constructed an expert system for semiconductor chip encapsulation which combines a knowledge-based system with CAE software. The knowledge-base module includes heuristic and pre analysis knowledge for evaluation and redesign. Evaluation of the initial design and generation of redesign recommendations can be developed from the rules as applied to a given chip package. The CAE programs can be used for simulating the filling and packing stage of encapsulation process. The expert system is a new tool which enables package design or process conditions with high yields and high productivity.

  • PDF