• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.10 no.6
• /
• pp.529-534
• /
• 2017

In this paper, the implementation of proposed Automatic Load Balanced (ALB) PWM generation method is discussed. The conventional PWM generation method for cascade type H-bridge PWM converter causes the unbalance between each H-bridge converter, therefore the complex redundancy is required for the balancing of switching load of each converter, it consumes more computing power of controller. The ALB PWM method needs no additional switching redundancy for balancing, this paper discusses the implementation of ALB-PWM.

• Journal of the Korean Society for Railway
• /
• v.19 no.5
• /
• pp.617-628
• /
• 2016

This paper proposes the structure of a smart transformer to improve the performance of the 60Hz main power transformer for rolling stock. The proposed smart transformer is a kind of solid state transformer that consists of semiconductor switching devices and high frequency transformers. This smart transformer would have smaller size than the conventional 60Hz main transformer for rolling stock, making it possible to operate AC electrified track efficiently by power factor control. The proposed structure employs a cascade H-Bridge converter to interface with the high voltage AC single phase grid as the rectifier part. Each H-Bridge converter in the rectifier part is connected by a Dual-Active-Bridge (DAB) converter to generate an isolated low voltage DC output source of the system. Because the AC voltage in the train system is a kind of medium voltage, the number of the modules would be several tens. To control the entire smart transformer, the inner DC voltage of the modules, the AC input current, and the output DC voltage must be controlled instantaneously. In this paper, a control algorithm to operate the proposed structure is suggested and confirmed through computer simulation.

• Proceedings of the KIPE Conference
• /
• 2003.07a
• /
• pp.341-344
• /
• 2003

직렬연결형 다중레벨 컨버터(cascade multilevel converter)는 각기 절연된 DC전압원과 H-bridge 인버터가 한 단위를 이루고, 각 단위 인버터의 출력을 직렬 연결한 구조로서, 부하(전동기)에 정현파에 가까운 전압을 인가할 수 있는 시스템이다 각 H-bridge인버터의 DC전압원으로는 배터리 또는 커패시터등이 사용되는데, 일반적인 경우 각 H-bridge 컨버터의 입출력 파워가 틀려지게 되며, 따라서 DC전압간 불균형이 발생하게 된다. DC전압간 불균형이 발생하면 원하는 전압벡터를 정확하게 발생시킬 수 없게 되고, 고조파 하모닉이 만들어질뿐 아니라, 경우에 따라서는 DC전압원측에과 전압 또는 저전압 폴트가 발생할 수 있다. 본 논문은 N개의 H-bridge 인버터의 DC전압을 측정하지 않고, 전체 상출력 전압만을 측정하여 각 DC전압을 추정하고, 스위칭 패턴을 변경하여 DC전압을 평형화하는 방법을 제안한다. 모의실험을 통해서 알고리즘의 동작여부를 검증하였다.

• Journal of international Conference on Electrical Machines and Systems
• /
• v.1 no.3
• /
• pp.354-359
• /
• 2012

A transformerless converter suitable for multiphase drive application is presented in this paper. The topology employs a cascaded H-bridge rectifier as the interface between the grid and multi inverters which drive the multiphase motor. Compared with the conventional structure, the new topology eliminates the input transformer and also has the advantages such as four quadrant operation, simple configuration, low cost, high efficiency, and so on. The control strategies for the grid-side cascade H-bridge rectifier and the motor-side inverter are studied accordingly. Based on the multi-rotational reference frame, modular control scheme is developed to regulate the multiphase drive system. Simulation results show the proper operation of the proposed topology and the corresponding control strategy.

• The Journal of Korea Institute of Information, Electronics, and Communication Technology
• /
• v.6 no.3
• /
• pp.135-140
• /
• 2013

In this paper, novel PWM generation method for cascaded H-bridge PWM converter is proposed. The proposed method can solve the unvalancing problem between H-bridges which consist cascade PWM converter without any injection of redundancy switching pattern for solving the load of switches forced from voltage reference of controller.

• Journal of Electrical Engineering and Technology
• /
• v.13 no.4
• /
• pp.1528-1538
• /
• 2018

In this paper, configuration of $1-{\phi}$ seven-level boost DC-link cascade based reversing voltage multilevel inverter (BDCLCRV MLI) is proposed for uninterrupted power supply (UPS) applications. It consists of three level boost converter, level generation unit and full bridge circuit for polarity generation. When compared with conventional boost cascaded H-bridge MLI configurations, the proposed system results in reduction of DC sources, reduced power switches and gate drive requirements. Inverter switching is accomplished by providing appropriate switching angles that is generated by any optimization switching angle techniques. Here, round modulation control (RMC) method is taken as the optimization method and switching angles are derived and the same is compared with various switching angles methods i.e., equal-phase (EP) method, and half-equal-phase (HEP) method which results in improved quality of obtained AC power with lowest total harmonic distortion (THD). Reduction in DC sources and switch count makes the system more cost effective. A simulation and prototype model of $1-{\phi}$ seven-level BDCLCRV MLI system is developed and its performance is analyzed for various operating conditions.

• Journal of Power Electronics
• /
• v.17 no.1
• /
• pp.115-126
• /
• 2017

This paper presents a new cascaded asymmetrical single phase multilevel converter with a reduced number of isolated DC sources and power semiconductor switches. The proposed inverter has only two H-bridges connected in cascade, one switching at a high frequency and the other switching at a low frequency. The Low Switching Frequency Inverter (LSFI) generates seven levels whereas the High Switching Frequency Inverter (HSFI) generates only two levels. This paper also presents a solution to the capacitor balancing issues of the LSFI. The proposed inverter has lot of advantages such as reductions in the number of DC sources, switching losses, power electronic devices, size and cost. The proposed inverter with a capacitor voltage balancing algorithm is simulated using MATLAB/SIMULINK. The switching logic of the proposed inverter with a capacitor voltage balancing algorithm is developed using a FPGA SPATRAN 3A DSP board. A laboratory prototype is built to validate the simulation results.