• Journal of Electrical Engineering and Technology
• /
• 제8권4호
• /
• pp.808-812
• /
• 2013

Multilayer capacitors with high ripple current and high capacitance were manufactured. The electrical properties of these capacitors were characterized for potential application for DC-link capacitors in hybrid electric vehicle inverters. Internal electrode structures were designed to achieve high capacitance and reliability. A single multilayer capacitor showed $0.46{\mu}F/cm^3$ of capacitance, 0.65% of dielectric loss, and 1450 V to 1650 V of dielectric breakdown voltage depending on the design of the internal electrode. The capacitor module designed with several multilayer capacitors gave a total capacitance of $450{\mu}F$, which is enough for hybrid electric vehicles. In particular, an equivalent series resistance of $4.5m{\Omega}$ or less will result in 60 $A_{rms}$, thereby reaching the allowed ripple current for hybrid electric vehicles.

• 한국세라믹학회지
• /
• 제32권11호
• /
• pp.1241-1245
• /
• 1995

Ultrathin oxynitride (SiOxNy) films, 8nm thick, were formed on Si(100) in furnace using O2 and N2O as reactant gas. Compared with conventional furnace grown oxide, oxynitride dielectrics show better characteristics of Qbd and I-V, and less flat-band voltage shift. Excellent diffusion barrier property to dopant (BF2) is also confirmed.

• 전력전자학회논문지
• /
• 제22권6호
• /
• pp.510-516
• /
• 2017

This paper proposes a single-stage interleaved totem-pole on-board battery charger with a simple structure and a reduced component count. Apart from achieving ZVS turn-on of all switches and ZCS turn-off of all diodes, this charger does not require an input filter due to its CCM operation and bulky electrolytic capacitors, which in turn result in a high power density. A single-stage power conversion technique is applied to the interleaved structure in order to achieve a high power density and high efficiency. A 2.5 kW prototype of the proposed charger is also built and tested to validate the proposed operation.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2012년도 전력전자학술대회 논문집
• /
• pp.15-16
• /
• 2012

This paper is study on a novel high efficiency step up-down converter using loss-less snubber capacitor. The proposed converter is accomplished that the turn-on operation of switches is on zero current switching (ZCS) by DCM. The converter is also applicable to a new quasi-resonant circuit to achieve high efficiency converter. The control switches using in the converter are operated with soft switching, that is, ZVS and ZCS by quasi-resonant method. The control switches are operated without increasing their voltage and current stresses by the soft switching technology. The result is that the switching loss is very low and the efficiency of the converter is high.

• 전자공학회논문지
• /
• 제50권4호
• /
• pp.59-64
• /
• 2013

본 논문에서는 주파수에 대해 영향을 적게 받는 커패시터 멀티플라이어를 제안하였다. 기존의 커패시터 멀티플라이어는 주파수에 대해 커패시턴스 변화가 크다는 단점이 있다. 반면에, 제안된 커패시터 멀티플라이어는 캐스코드 구조를 이용하여 주파수 변화에 대해서 커패시턴스 변화가 작은 특성을 갖도록 개선하였다. 기존의 커패시터 멀티플라이어와 제안된 커패시터 멀티플라이어를 삼성 $0.13{\mu}m$ CMOS 공정을 이용하여 제작하고, LPF를 구성하여 특성을 측정하였다. 주파수 100kHz에서 1MHz까지 측정한 결과, 기존의 커패시터 멀티플라이어는 최대 53% 오차를 보이는 반면에, 제안된 커패시터 멀티플라이어는 10% 이내의 오차를 보여, 향상된 주파수 특성을 가짐을 확인하였다.

• 전기학회논문지
• /
• 제56권1호
• /
• pp.81-87
• /
• 2007

This paper proposes a new capacitance estimation scheme for a DC-link capacitor in a three-phase AC/DC/AC PWM converter. A controlled AC voltage with a lower frequency than the line frequency is injected into the DC-link voltage, which then causes AC power ripples at the DC side. By extracting the AC voltage and power components on the DC output side using digital filters, the capacitance can then be calculated using the Support Vector Regression (SVR). By training of SVR, a function which relates a given input (capacitor's power) and its corresponding output (capacitance value) can be derived. This function is used to predict outputs for given inputs that are not included in the training set. The proposed method does not require the information of DC-link current and can be simply implemented with only software and no additional hardware. Experimental results confirm that the estimation error is less than 0.16%.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2008년도 하계종합학술대회
• /
• pp.537-538
• /
• 2008

A step-down DC-DC converter with On-chip Compensation for battery-operated portable electronic devices which are designed in 0.18um CMOS standard process. In an effort to improve low load efficiency, this paper proposes the PFM (Pulse Frequency modulation) voltage mode 1MHz switching frequency step-down DC-DC converter with on-chip compensation. Capacitor multiplier method can minimize error amplifier compensation block size by 20%. It allows the compensation block of DC-DC converter be easily integrated on a chip and occupy less layout area. But capacitor multiplier operation reduces DC-DC converter efficiency. As a result, this converter shows maximum efficiency over 87% for the output voltage of 1.8V (input voltage : 3.3V), maximum load current 500mA, and 0.14% output ripple voltage. The total core chip area is $mm^2$.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1998년도 Proceedings ICPE 98 1998 International Conference on Power Electronics
• /
• pp.914-919
• /
• 1998

A Capacitor Commutated Converter (CCC) has less difficulty of commutation failure in comparison to the conventional line commutated converter. This paper proposes the Ar1R control of the CCC in the inverter operation, which deserves as the Ar1R of the conventional converter. The CCC can be operated in high power factor area by using the proposing Ar1R control. The voltage stability at an AC bus connected the CCC inverter is investigated and estimated its ability of preventing the AC voltage collapse. To estimate the voltage stability, this paper developed the simplified converter mathematical model and led the VSF index. The results shows that the AC voltage stability is guaranteed and enables the interconnection to an weak AC system, when compensation factor of the compensation capacitor is higher than 200%.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2018년도 전력전자학술대회
• /
• pp.105-107
• /
• 2018

This paper presents a new hybrid multilevel converter topology, which consists of a combination of the series connected switched capacitor units with boost ability, and an H-bridge with T-type bidirectional switches. The proposed converter boosts the input voltage without any bulky inductors, and has the small number of components, which can make the size and cost of a power converter greatly reduced. The output filter size and harmonics are also reduced by the high quality multilevel output. In addition, there is no need for complicated methods to balance the capacitor voltage. Simulation and experimental results with a nine-level converter system are presented to validate the proposed topology and modulation method.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2001년도 Proceedings ICPE 01 2001 International Conference on Power Electronics
• /
• pp.217-221
• /
• 2001

This paper presents a new prototype of soft-switching DC-DC power converter with a high frequency transformer link which has two active power controlled switches in full bridge rectifier with capacitor input type smoothing filter. In this DC-DC converter, ZVS of the inverter in transformer primary side and ZCS of active rectifier area in secondary side can be completely achieved by taking advantage of parasitic inductor component of high-frequency transformer and loss less snubbing capacitors. Its operation principle and salient features are described. The steady-state operating characteristics of the proposed DC-DC power converter are illustrated and discussed on the basis of the simulation results in addition to the experimental ones obtained by 2kw-40kHz power converter breadboard set up.