• Title/Summary/Keyword: CMOS digital circuit

Search Result 278, Processing Time 0.026 seconds

LOW DIRECT-PATH SHORT CIRCUIT CURRENT OF THE CMOS DIGITAL DRIVER CIRCUIT

  • Parnklang, Jirawath;Manasaprom, Ampaul;Laowanichpong, Nut
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.970-973
    • /
    • 2003
  • Abstract An idea to redce the direct-path short circuit current of the CMOS digital integrated circuit is present. The sample circuit model of the CMOS digital circuit is the CMOS current-control digital output driver circuit, which are also suitable for the low voltage supply integrated circuits as the simple digital inverter, are present in this title. The circuit consists of active MOS load as the current control source, which construct from the saturated n-channel and p-channel MOSFET and the general CMOS inverter circuits. The saturated MOSFET bias can control the output current and the frequency response of the circuit. The experimental results show that lower short circuit current control can make the lower frequency response of the circuit.

  • PDF

CMOS-Memristor Hybrid 4-bit Multiplier Circuit for Energy-Efficient Computing

  • Vo, Huan Minh;Truong, Son Ngoc;Shin, Sanghak;Min, Kyeong-Sik
    • Journal of IKEEE
    • /
    • v.18 no.2
    • /
    • pp.228-233
    • /
    • 2014
  • In this paper, we propose a CMOS-memristor hybrid circuit that can perform 4-bit multiplication for future energy-efficient computing in nano-scale digital systems. The proposed CMOS-memristor hybrid circuit is based on the parallel architecture with AND and OR planes. This parallel architecture can be very useful in improving the power-delay product of the proposed circuit compared to the conventional CMOS array multiplier. Particularly, from the SPECTRE simulation of the proposed hybrid circuit with 0.13-mm CMOS devices and memristors, this proposed multiplier is estimated to have better power-delay product by 48% compared to the conventional CMOS array multiplier. In addition to this improvement in energy efficiency, this 4-bit multiplier circuit can occupy smaller area than the conventional array multiplier, because each cross-point memristor can be made only as small as $4F^2$.

Inductive Switching Noise Suppression Technique for Mixed-Signal ICs Using Standard CMOS Digital Technology

  • Im, Hyungjin;Kim, Ki Hyuk
    • Journal of information and communication convergence engineering
    • /
    • v.14 no.4
    • /
    • pp.268-271
    • /
    • 2016
  • An efficient inductive switching noise suppression technique for mixed-signal integrated circuits (ICs) using standard CMOS digital technology is proposed. The proposed design technique uses a parallel RC circuit, which provides a damping path for the switching noise. The proposed design technique is used for designing a mixed-signal circuit composed of a ring oscillator, a digital output buffer, and an analog noise sensor node for $0.13-{\mu}m$ CMOS digital IC technology. Simulation results show a 47% reduction in the on-chip inductive switching noise coupling from the noisy digital to the analog blocks in the same substrate without an additional propagation delay. The increased power consumption due to the damping resistor is only 67% of that of the conventional source damping technique. This design can be widely used for any kind of analog and high frequency digital mixed-signal circuits in CMOS technology

Low-Voltage Current-Sensing CMOS Interface Circuit for Piezo-Resistive Pressure Sensor

  • Thanachayanont, Apinunt;Sangtong, Suttisak
    • ETRI Journal
    • /
    • v.29 no.1
    • /
    • pp.70-78
    • /
    • 2007
  • A new low-voltage CMOS interface circuit with digital output for piezo-resistive transducer is proposed. An input current sensing configuration is used to detect change in piezo-resistance due to applied pressure and to allow low-voltage circuit operation. A simple 1-bit first-order delta-sigma modulator is used to produce an output digital bitstream. The proposed interface circuit is realized in a 0.35 ${\mu}m$ CMOS technology and draws less than 200 ${\mu}A$ from a single 1.5 V power supply voltage. Simulation results show that the circuit can achieve an equivalent output resolution of 9.67 bits with less than 0.23% non-linearity error.

  • PDF

Design a Frequency-to-Digital Converter Using Delay Element (지연소자를 이용한 주파수-디지털 변환회로의 설계)

  • 최진호;김희정
    • Proceedings of the IEEK Conference
    • /
    • 2003.07b
    • /
    • pp.1041-1044
    • /
    • 2003
  • In this paper, a new CMOS fully integrated frequency-to-digital converter is proposed. The operation of the proposed circuit is based on a pulse-shrinking delay element. In the proposed circuit, a resolution of the converted digital output can be easily improved by increasing the number of the pulse-shrinking element. Also the input frequency range can be easily changed through controlling bias voltage in the pulse-shrinking element. The simulation of the designed circuit carried out by HSPICE using the CMOS 0.35${\mu}{\textrm}{m}$ process technology.

  • PDF

Optimized Design of Low-power Adiabatic Dynamic CMOS Logic Digital 3-bit PWM for SSL Dimming System

  • Cho, Seung-Il;Mizunuma, Mitsuru;Yokoyama, Michio
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.2 no.4
    • /
    • pp.248-254
    • /
    • 2013
  • The size and power consumption of digital circuits including the dimming circuit part will increase for high-performance solid state lighting (SSL) systems in the future. This study examined the low-power consumption of adiabatic dynamic CMOS logic (ADCL) due to the principles of adiabatic charging. Furthermore, the designed low-power ADCL digital pulse width modulation (PWM) was optimized for SSL dimming systems. For this purpose, an ADCL digital 3-bit PWM was optimized in two steps. In the first step, the architecture of the ADCL digital 3-bit PWM was miniaturized. In the second step, the clock cut-off circuit was designed and added to the ADCL PWM. As a result, compared to the original configuration, 60 transistors and 15 capacitors of ADCL digital 3-bit PWM were reduced for miniaturization. Moreover, the clock cut-off circuit, which controls wake-up and sleep mode of ADCL D-FFs, was designed. The power consumption of an optimized ADCL digital PWM for all bit patterns decreased by 54 %.

  • PDF

Electrical Characteristics of CMOS Circuit Due to Channel Region Parameters in LDMOSFET

  • Kim, Nam-Soo;Cui, Zhi-Yuan;Lee, Hyung-Gyoo;Kim, Kyoung-Won
    • Transactions on Electrical and Electronic Materials
    • /
    • v.7 no.3
    • /
    • pp.99-102
    • /
    • 2006
  • The electrical characteristics of CMOS inverter with LDMOSFET are studied for high power and digital circuit application by using two dimensional MEDICI simulator. The simulation is done in terms of voltage transfer characteristic and on-off switching properties of CMOS inverter with variation of channel length and channel doping levels. The channel which surrounds a junction-type source in LDMOSFET is considered to be an important parameter to decide a circuit operation of CMOS inverter. The digital logic levels of input voltage show to increase with increase of n-channel length and doping levels while the logic output levels show to the almost constant.

A 2.5V 0.25㎛ CMOS Temperature Sensor with 4-bit SA ADC (4-비트 축차근사형 아날로그-디지털 변환기를 내장한 2.5V 0.25㎛ CMOS 온도 센서)

  • Kim, Mungyu;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.2
    • /
    • pp.378-384
    • /
    • 2013
  • In this paper, a CMOS temperature sensor is proposed to measure the internal temperature of a chip. The temperature sensor consists of a proportional-to-absolute-temperature (PTAT) circuit for a temperature sensing part and a 4-bit analog-to-digital converter (ADC) for a digital interface. The PTAT circuit with the compact area is designed by using a vertical PNP architecture in the CMOS process. To reduce sensitivity of temperature variation in the digital interface circuit of the proposed temperature sensor, a 4-bit successive approximation (SA) ADC using the minimum analog circuits is used. It uses a capacitor-based digital-to-analog converter and a time-domain comparator to minimize power consumption. The proposed temperature sensor was fabricated by using a $0.25{\mu}m$ 1-poly 6-metal CMOS process with a 2.5V supply, and its operating temperature range is from 50 to $150^{\circ}C$. The area and power consumption of the fabricated temperature sensor are $130{\times}390{\mu}m^2$ and $868{\mu}W$, respectively.

Analog to Digital Converter for CMOS Image Sensor (CMOS Image Sensor에 사용 가능한 아날로그/디지탈 변환)

  • 노주영;윤진한;장철상;손상희
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.137-140
    • /
    • 2002
  • This paper is proposed a 8-bit anolog to digital converter for CMOS image sensor. A anolog to digital converter for CMOS image sensor is required function to control gain. Proposed anolog to digital converter is used frequency divider to control gain. At 3.3 Volt power supply, total static power dissipation is 8mW and programmable gain control range is 30dB. The gain control range can be easily increased with insertion of additional flip-flop at divided-by-N frequency divider circuit.

  • PDF

A Design of Temperature Sensor Circuit Using CMOS Process (CMOS 공정을 이용한 온도 센서 회로의 설계)

  • Choi, Jin-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.13 no.6
    • /
    • pp.1117-1122
    • /
    • 2009
  • In this work, temperature sensor and control circuit for measuring temperature are proposed. The proposed circuit can be fabricated without additional CMOS fabrication process and the output of proposed circuit is digital value. The supply voltage is 5volts and the circuit is designed by using 0.5${\mu}m$ CMOS process. The circuit for measuring temperature consists of PWM control circuit, VCO, counter and register. consisted The frequency of PWM control circuit is 23kHz and the frequency of VCO is 416kHz, 1MHz and 2MHz, respectively. The circuit operation is analyzed by using SPICE.