• Title/Summary/Keyword: C2 architecture

Search Result 1,121, Processing Time 0.109 seconds

Web-Based Score Processing System using C2 Architecture (C2 아키텍처를 이용한 웹 기반 성적처리 시스템)

  • Jeong, Hwa-Young;Kim, Jong-Jin;Kim, Jong-Hoon
    • Journal of The Korean Association of Information Education
    • /
    • v.9 no.1
    • /
    • pp.49-55
    • /
    • 2005
  • Web-Based instruction system embodied according to traditional process until present. But, these method have inefficiency in system development and give trouble of operation and administration after development. Therefore, It need induction of component based development in Web-Based instruction system. In this research, I constructed score processing system by component composition. I embodied component by Java Beans and used C2 architecture at the composition method. In this result, I shown in application possibility of component based development in Web-Based instruction system as to construct whole score processing system through composition of each component.

  • PDF

Induced expression of three heat shock proteins mediated by thermal stress in Heortia vitessoides (Lepidoptera: Crambidae)

  • CHENG, Jie;WANG, Chun-Yan;LYU, Zi-Hao;LIN, Tong
    • Entomological Research
    • /
    • v.48 no.5
    • /
    • pp.416-428
    • /
    • 2018
  • To gain an insight into the function of heat shock proteins (HSPs) in insects during thermal stress, three HSP cDNAs were identified in the transcriptome of adult Heortia vitessoides, one of the most destructive defoliating pests in Aquilaria sinensis (Loureiro) Sprenger forests. The open reading frames of HvHsp60, HvHsp70, and HvHsp90 were 1,719, 2,070, and 2,151 bp in length, respectively, and encoded proteins with molecular weights of 61.05, 75.02, and 82.23 kDa, respectively. Sequence analysis revealed that all three HSPs were highly conserved in structure. Regarding the stage-specific expression profiles, HvHsp60, HvHsp70, and HvHsp90 mRNAs were detected in all developmental stages. Regarding the tissue-specific expression profiles, the expression levels of the three HSP genes were different in various larval and adult tissues. Moreover, the expression patterns of heat-stressed larvae, pupae, and adults indicated that HvHsp60, HvHsp70, and HvHsp90 were heat-inducible. In particular, HvHsp60 transcripts increased dramatically in larvae and pupae that were heat-stressed at $40^{\circ}C$ and were upregulated in adults that were heat-stressed at $35^{\circ}C$ and $40^{\circ}C$. The expression of HvHsp70 significantly increased in all of the three different developmental stages at $35^{\circ}C$, $40^{\circ}C$, and $45^{\circ}C$. The expression of HvHsp90 obviously increased at $30^{\circ}C$, $35^{\circ}C$, and $40^{\circ}C$ in larvae and could be induced at $35^{\circ}C$ in pupae and adults. The results suggest that HSP60, HSP70, and HSP90 play a major role in protecting H. vitessoides against high-temperature stress.

Design of a New Bit-serial Multiplier/Divier Architecture (새로운 Bit-serial 방식의 곱셈기 및 나눗셈기 아키텍쳐 설계)

  • 옹수환;선우명훈
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.3
    • /
    • pp.17-25
    • /
    • 1999
  • This paper proposes a new bit-serial multiplier/divider architecture to reduce the hardware complexity significantly and to maintain the same number of cycles compared with existing architectures. Since the proposed bit-serial multiplier/divider architecture does not extend the number of bits in registers and an adde $r_tractor to calculate a partial product or a partial remainder, the hardware overhead can be greatly reduced. In addition, the proposed architecture can perform an additio $n_traction and a shift operation in parallel and the number of cycles for $\textit{N}$-bit multiplication and division for the proposed circuits is $\textit{N}$ and $\textit{N}$ + 2, repectively. Thus, the number of cycles for multiplication and division is the same compared with existing architectures. The SliM Image Processor employs the proposed multiplier/divider architecture and proves the performance of the proposed architecture.cture.

  • PDF

Design of a new VLSI architecture for morphological filters (새로운 수리형태학 필터 VLSI 구조 설계)

  • 웅수환;선우명훈
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.8
    • /
    • pp.22-38
    • /
    • 1997
  • This paper proposes a new VLSI architecture for morphological filters and presents its chip design and implementation. The proposed architecture can significantly reduce hardware costs compared with existing architecture by using a feedback loop path to reuse partial results and a decoder/encoder pair to detect maximum/minimum values. In addition, the proposed architecture requires one common architecture for both diltion and erosion and fewer number of operations. Moreover, it can be easily extended for larger size morphologica operations. We developed VHDL (VHSIC hardware description language) models, performed logic synthesis using the SYNOPSYS CAD tool. We used the SOG (sea-of-gate) cell library and implemented the actual chip. The total number of gates is only 2,667 and the clock frequency is 30 MHz that meets real-time image processing requirements.

  • PDF

Dual EKF-Based State and Parameter Estimator for a LiFePO4 Battery Cell

  • Pavkovic, Danijel;Krznar, Matija;Komljenovic, Ante;Hrgetic, Mario;Zorc, Davor
    • Journal of Power Electronics
    • /
    • v.17 no.2
    • /
    • pp.398-410
    • /
    • 2017
  • This work presents the design of a dual extended Kalman filter (EKF) as a state/parameter estimator suitable for adaptive state-of-charge (SoC) estimation of an automotive lithium-iron-phosphate ($LiFePO_4$) cell. The design of both estimators is based on an experimentally identified, lumped-parameter equivalent battery electrical circuit model. In the proposed estimation scheme, the parameter estimator has been used to adapt the SoC EKF-based estimator, which may be sensitive to nonlinear map errors of battery parameters. A suitable weighting scheme has also been proposed to achieve a smooth transition between the parameter estimator-based adaptation and internal model within the SoC estimator. The effectiveness of the proposed SoC and parameter estimators, as well as the combined dual estimator, has been verified through computer simulations on the developed battery model subject to New European Driving Cycle (NEDC) related operating regimes.

An e-Business Architecture Framework using Information Technology Architecture (ITA 기반의 전자상거래 아키텍처 프레임워크)

  • Kim, Duk-Hyun
    • Information Systems Review
    • /
    • v.4 no.2
    • /
    • pp.41-58
    • /
    • 2002
  • This paper is to show the meaningfulness of applying Information Technology Architecture (ITA) to the modeling of a nation-wide e-Business architecture framework. After reviewing various architecture frameworks we suggested a unique architecture framework called VMT (Views, Models, and Time-frames). VMT represents five views of e-Business stakeholders; six models of data, function, network, agent, event, and rule; and three timeframes of short-term, mid-term, and long-term. VMT is an extension and unification of popular frameworks including Zachman's framework that has international recognition and use, C4ISR architecture framework of US DoD's, and Federal Enterprise Architecture Framework (FEAF) of the US Federal Government's.

A Study ion the Location and the Spacial Compositional Characteristics of Jaesil in Chosun Dynasty (朝鮮時代 齊室空間의 立地 및 空間構成特性 分析 - 慶尙南.北道를 中心으로 -)

  • Lee, Jeong;Lee, Hyun-Taek
    • Journal of the Korean Institute of Landscape Architecture
    • /
    • v.25 no.3
    • /
    • pp.186-198
    • /
    • 1997
  • Although Jaesil are historical products which is related to our traditional culture, they have not been studied extensively. This study deals with the location and the spacial compositional characteristics of Jaesil, a traditional building special functions in culture. The summarized results are as follows : 1) Jaesil wee constructed in 15c~20c. Jaesil in Kyungpook province were built by the intelligent classes in 17c~18c, while Jaesil in Kyungnam province were built by the rich farmer classes with economic power in 19c~20c. 2) The functions of Jaesil were the following : It was used for the purpose of worship, school, temple. The main function in Kyungpook province was worship, while the main functions in Kyungnam province were worship and school. 3) The relationship between Jaesil and villages were as follows : Jaesil in Kyungpook were located in the mountains apart from villages and their main elements of landscape were valleys or rivers . While Jaesil in Kyungnam was located in the residental spaces and their main elements of landscape were an artificial pond or no water landscape. 4) The plane form of Jaesil, Which was constructed specially 'The ㅁtype' of Jaesil were common in Kyungpook province and tis type expresses the enclosure and centrifugal force. While 'The 一type and 二type' were common in Kyungnam, and this types expresses the poenness and practicality.

  • PDF

Mapping and Scheduling for Circuit-Switched Network-on-Chip Architecture

  • Wu, Chia-Ming;Chi, Hsin-Chou;Chang, Ruay-Shiung
    • ETRI Journal
    • /
    • v.31 no.2
    • /
    • pp.111-120
    • /
    • 2009
  • Network-on-chip (NoC) architecture provides a highper-formance communication infrastructure for system-on-chip designs. Circuit-switched networks guarantee transmission latency and throughput; hence, they are suitable for NoC architecture with real-time traffic. In this paper, we propose an efficient integrated scheme which automatically maps application tasks onto NoC tiles, establishes communication circuits, and allocates a proper bandwidth for each circuit. Simulation results show that the average waiting times of packets in a switch in $6{\times}6$6, $8{\times}8$, and $10{\times}10$ mesh NoC networks are 0.59, 0.62, and 0.61, respectively. The latency of circuits is significantly decreased. Furthermore, the buffer of a switch in NoC only needs to accommodate the data of one time slot. The cost of the switch in the circuit-switched network can be reduced using our scheme. Our design provides an effective solution for a critical step in NoC design.

  • PDF

Cooling Effects of Botanical Garden in Urban Campus during Summer (대학캠퍼스 식물원의 하절기 기온저감 효과에 관한 연구)

  • Lee, Sang-Hwa;Lee, Kyoo-Seock;Zheng, Hai-Yan;Jin, Wen-Cheng;Shin, Dong-Hoon;Woo, Chang-Ho
    • Journal of the Korean Society of Environmental Restoration Technology
    • /
    • v.11 no.5
    • /
    • pp.72-78
    • /
    • 2008
  • The cooling effects of botanical garden in urban are was investigated at Sungkyunwan University Natural Science Campus and nearby urban area during summer (20/06/2008-30/08/2008). Temperature and humidity data were observed, downloaded and analyzed. After observation single-family residential area (TNH) showed the highest air temperature while botanical garden (ARB) did the lowest one. UHI intensity between TNH and ARB was derived and investigated. The average UHI intensity was $1.5^{\circ}C$ while maximum UHI intensity was recorded at 21 : 20 by $2.29^{\circ}C$, and minimum UHI intensity at 09 : 20 by $0.45^{\circ}C$. Overall the average air temperature of botanical garden was lower to surrounding urban area by $0.5-1.5^{\circ}C$. So it was found out the botanical garden contributes to the cooling effect of the surrounding area as an urban cooling island.

Preparation of Spacer for Safety Improvement of Architecture (건축물의 안전성 향상을 위한 Spacer의 제조)

  • 홍성수;강기준;한지원
    • Journal of the Korean Society of Safety
    • /
    • v.13 no.3
    • /
    • pp.45-50
    • /
    • 1998
  • The low grade domestic kaoline, such as pink-C and white-D, was converted to metakaoline, which has pozzolanic reactivity by heat treatment in the temperature range of $600^{\circ}C$ to 100$0^{\circ}C$ for preparing the spacer. The spacer was used for supporting the reinforced steel rod during construction to improve the safety of architecture. Pink-C and white-D were completely dehydroxylated when burnt at 80$0^{\circ}C$ for 1 hour and converted to metakaoline. The compressive strengths of specimens added calcined pink-C were lower than those of press molding mortar products inspite of calcining conditions. When white-D with calcined 80$0^{\circ}C$ and 100$0^{\circ}C$ for 1 hour was mixed 30% in the weight ratio of cement, the specimens cured 28 days had 338 $kg/cm^2$ and 347 $kg/cm^2$ of compressive strengths, respectively.

  • PDF