• Title/Summary/Keyword: C-V Converter

Search Result 162, Processing Time 0.017 seconds

Development of New Device for the Rapid Measurement of the freshness of Wet Fish by Using Micro Computer (마이크로 컴퓨터를 이용한 어육의 신선도 측정장치의 개발)

  • CHO Young-Je;LEE Nam-Geoul;KIM Sang-Bong;CHOI Young-Joon;LEE Keun-Woo;KIM Geon-Bae
    • Korean Journal of Fisheries and Aquatic Sciences
    • /
    • v.28 no.3
    • /
    • pp.253-262
    • /
    • 1995
  • To develop a device for measuring fish freshness which could be move accurate and reliable than used freshness measuring systems. A new device based on digital circuit was designed using a microcomputer. The device was composed of a sensor part, 8096 microprocessor and a segment display. The effectiveness of device has been evaluated by the coefficient of correlation among the measured freshness stores such as electrical Q-value, K-value and amount of volatile basic nitrogen (VBN) of plaice, Paralichthys Olivaceus, during storage at $-3^{\circ}C,\;0^{\circ}C,\;5^{\circ}C,\;10^{\circ}C,\;and\;25^{\circ}C$. Q-values measured by a new device were more closely correlated with K-value (r=-0.978-\;-0.962,\;p<0.05) and VBN (r=-0.888-\;-0.988,\;p<0.05) in case of plaice meat. If more data would achieve using various fishes, this new designed device could be a valuable kit in fish market by its compact portability.

  • PDF

60 GHz CMOS SoC for Millimeter Wave WPAN Applications (차세대 밀리미터파 대역 WPAN용 60 GHz CMOS SoC)

  • Lee, Jae-Jin;Jung, Dong-Yun;Oh, Inn-Yeal;Park, Chul-Soon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.21 no.6
    • /
    • pp.670-680
    • /
    • 2010
  • A low power single-chip CMOS receiver for 60 GHz mobile application are proposed in this paper. The single-chip receiver consists of a 4-stage current re-use LNA with under 4 dB NF, Cgs compensating resistive mixer with -9.4 dB conversion gain, Ka-band low phase noise VCO with -113 dBc/Hz phase noise at 1 MHz offset from 26.89 GHz, high-suppression frequency doubler with -0.45 dB conversion gain, and 2-stage current re-use drive amplifier. The size of the fabricated receiver using a standard 0.13 ${\mu}m$ CMOS technology is 2.67 mm$\times$0.75 mm including probing pads. An RF bandwidth is 6.2 GHz, from 55 to 61.2 GHz and an LO tuning range is 7.14 GHz, from 48.45 GHz to 55.59 GHz. The If bandwidth is 5.25 GHz(4.75~10 GHz) The conversion gain and input P1 dB are -9.5 dB and -12.5 dBm, respectively, at RF frequency of 59 GHz. The proposed single-chip receiver describes very good noise performances and linearity with very low DC power consumption of only 21.9 mW.