• Title/Summary/Keyword: Arrangement Chip

Search Result 38, Processing Time 0.021 seconds

Development of an Injection Molded Disposable Chaotic Micromixer: Serpentine Laminating Micromixer (I) - Design and Numerical Analysis - (사출 성형된 일회용 카오스 마이크로 믹서의 개발: 나선형 라미네이션 마이크로 믹서 (I) - 디자인 및 수치 해석 -)

  • Kim Dong Sung;Lee Se Hwan;Kwon Tai Hun;Ahn Chong H.
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.29 no.10 s.241
    • /
    • pp.1289-1297
    • /
    • 2005
  • The flow in a microchannel is usually characterized as a low Reynolds number (Re) so that good mixing is quite difficult to be achieved. In this regard, we developed a novel chaotic micromixer, named Serpentine Laminating Micromixer (SLM) in the present study, Part 1. In the SLM, the higher level of chaotic mixing can be achieved by combining two general chaotic mixing mechanisms: splitting/recombination and chaotic advection. The splitting and recombination (in other term, lamination) mechanism is obtained by the successive arrangement of 'F'-shape mixing units in two layers. The chaotic advection is induced by the overall three-dimensional serpentine path of the microchannel. Chaotic mixing performance of the SLM was fully characterized numerically. To compare the mixing performance, a T-type micromixer which has the same width, height and length of the SLM was also designed. The three-dimensional numerical mixing simulations show the superiority of the SLM over the T-type micromixer. From the cross-sectional simulation results of mixing patterns, the chaotic advection effect from the serpentine channel path design acts favorably to realize the ideal lamination of fluid flow as Re increases. Chaotic mixing mechanism, proposed in this study, could be easily integrated in Micro-Total-Analysis-System, Lab-on-a-Chip and so on.

Development of an Injection Molded Disposable Chaotic Micromixer: Serpentine Laminating Micromixer (II) - Fabrication and Mixing Experiment - (사출 성형된 일회용 카오스 마이크로 믹서의 개발: 나선형 라미네이션 마이크로 믹서 (II) - 제작 및 혼합 실험 -)

  • Kim Dong Sung;Lee Se Hwan;Kwon Tai Hun;Ahn Chong H.
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.29 no.10 s.241
    • /
    • pp.1298-1306
    • /
    • 2005
  • In this paper, Part II, we realized the Serpentine Laminating Micromirer (SLM) which was proposed in the accompanying paper, Part I, by means of the injection molding process in mass production. In the SLM, the higher level of chaotic mixing can be achieved by combining two general chaotic mixing mechanisms of splitting/recombination and chaotic advection by the successive arrangement of 'F'-shape mixing units in two layers. Mold inserts for the injection molding process of the SLM were fabricated by SU-8 photolithography and nickel electroplating. The SLM was realized by injection molding of COC (cyclic olefin copolymer) with the fabricated mold inserts and thermal bonding of two injection molded COC substrates. To compare the mixing performance, a T-type micromixer was also fabricated. Mixing performances of micromixers were experimentally characterized in terms of an average mixing color intensity of a pH indicator, phenolphthalein. Experimental results show that the SLM has much better mixing performance than the I-type micromixer and chaotic mixing was successfully achieved from the SLM over the wide range of Reynolds number (Re). The chaotic micromixer, SLM proposed in this study, could be easily integrated in Micro-Total-Analysis- System , Lab-on-a-Chip and so on.

Effect of Carbohydrate Source and Cottonseed Meal Level in the Concentrate on Feed Intake, Nutrient Digestibility, Rumen Fermentation and Microbial Protein Synthesis in Swamp Buffaloes

  • Wanapat, Metha;Pilajun, R.;Polyorach, S.;Cherdthong, A.;Khejornsart, P.;Rowlinson, P.
    • Asian-Australasian Journal of Animal Sciences
    • /
    • v.26 no.7
    • /
    • pp.952-960
    • /
    • 2013
  • The objective of this study was to investigate the effect of carbohydrate source and cottonseed meal level in the concentrate on feed intake, nutrient digestibility, rumen fermentation and microbial protein synthesis in swamp buffaloes. Four, 4-yr old rumen fistulated swamp buffaloes were randomly assigned to receive four dietary treatments according to a $2{\times}2$ factorial arrangement in a $4{\times}4$ Latin square design. Factor A was carbohydrate source; cassava chip (CC) and CC+rice bran at a ratio 3:1 (CR3:1), and factor B was level of cottonseed meal (CM); 109 g CP/kg (LCM) and 328 g CP/kg (HCM) in isonitrogenous diets (490 g CP/kg). Buffaloes received urea-treated rice straw ad libitum and supplemented with 5 g concentrate/kg BW. It was found that carbohydrate source did not affect feed intake, nutrient intake, digested nutrients, nutrient digestibility, ammonia nitrogen concentration, fungi and bacterial populations, or microbial protein synthesis (p>0.05). Ruminal pH at 6 h after feeding and the population of protozoa at 4 h after feeding were higher when buffalo were fed with CC than in the CR3:1 treatment (p<0.05). Buffalo fed with HCM had a lower roughage intake, nutrient intake, population of total viable and cellulolytic bacteria and microbial nitrogen supply than the LCM fed group (p<0.05). However, nutrient digestibility, ruminal pH, ammonia concentration, population of protozoa and fungi, and efficiency of microbial protein synthesis were not affected by cottonseed meal levels (p>0.05). Based on this experiment, concentrate with a low level of cottonseed meal could be fed with cassava chips as an energy source in swamp buffalo receiving rice straw.

Design of Low-Area and Low-Power 1-kbit EEPROM (저면적.저전력 1Kb EEPROM 설계)

  • Yu, Yi-Ning;Yang, Hui-Ling;Jin, Li-Yan;Jang, Ji-Hye;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.15 no.4
    • /
    • pp.913-920
    • /
    • 2011
  • In this paper, a logic process based 1-kbit EEPROM IP for RFID tag chips of 900MHz is designed. The cell array of the designed 1-kbit EEPROM IP is arranged in a form of four blocks of 16 rows x 16 columns, that is in a two-dimensional arrangement of one-word EEPROM phantom cells. We can reduce the IP size by making four memory blocks share CG (control gate) and TG (tunnel gate) driver circuits. We propose a TG switch circuit to supply respective TG bias voltages according to operational modes and to keep voltages between devices within 5.5V in terms of reliability in order to share the TG driver circuit. Also, we can reduce the power consumption in the read mode by using a partial activation method to activate just one of four memory blocks. Furthermore, we can reduce the access time by making BL (bit line) switching times faster in the read mode from reduced number of cells connected to each column. We design and compare two 1-kbit EEPROM IPs, two blocks of 32 rows ${\times}$ 16 columns and four blocks of 16 rows ${\times}$ 16 columns, which use Tower's $0.18{\mu}m$ CMOS process. The four-block IP is smaller by 11.9% in the layout size and by 51% in the power consumption in the read mode than the two-block counterpart.

Introduction to the Thin Film Thermoelectric Cooler Design Theories (박막형 열전 냉각 모듈 제작을 위한 디자인 모델 소개)

  • Jeon, Seong-Jae;Jang, Bongkyun;Song, Jun Yeob;Hyun, Seungmin;Lee, Hoo-Jeong
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.31 no.10
    • /
    • pp.881-887
    • /
    • 2014
  • Micro-sized Peltier coolers are generally employed for uniformly distributing heat generated in the multi-chip packages. These coolers are commonly classified into vertical and planar devices, depending on the heat flow direction and the arrangement of thermoelectric materials on the used substrate. Owing to the strong need for evaluation of performance of thermoelectric modules, at present an establishment of proper theoretical model has been highly required. The design theory for micro-sized thermoelectric cooler should be considered with contact resistance. Cooling performance of these modules was significantly affected by their contact resistance such as electrical and thermal junction. In this paper, we introduce the useful and optimal design model of small dimension thermoelectric module.

Cost-effective assessment of filter media for treating stormwater runoff in LID facilities (비용 효율적 강우유출수 처리를 위한 LID시설의 여재 평가)

  • Lee, Soyoung;Choi, Jiyeon;Hong, Jungsun;Choi, Hyeseon;Kim, Lee-Hyung
    • Journal of Wetlands Research
    • /
    • v.18 no.2
    • /
    • pp.194-200
    • /
    • 2016
  • The impervious surface rate increased by urbanization causes various problems on the environment such as water cycle distortion, heat island effect, and non-point pollutant discharges. The Low Impact Development (LID) techniques are significantly considered as an important tool for stormwater management in urban areas and development projects. The main mechanisms of LID technologies are hydrological and environmental pollution reduction among soils, media, microorganisms, and plants. Especially, the media provides important functions on permeability and retention rate of stormwater runoff in LID facilities. Therefore, this research was performed to assess the pollutant removal efficiency for different types of media such as zeolite, wood chip, bottom ash, and bio-ceramic. All media show high pollutant removal efficiency of more than 60% for particulate materials and heavy metals. Double layered media is more effective in reducing heavy metals by providing diverse sizes of micro-pores and macro-pores compared to the single layered media. The results recommend the use of different sizes of media application is more cost-effective in LID than a single size of media. Furthermore, soluble proportion of total heavy metal in the stormwater is an important component in proper media selection and arrangement.

LED Source Optimization for the LED Chip Array of the LED Luminaires (LED 조명기구에서 LED 칩 배치에 따른 광원 최적화)

  • Yoon, Seok-Beom;Chang, Eun-Young
    • Journal of Digital Convergence
    • /
    • v.14 no.4
    • /
    • pp.419-424
    • /
    • 2016
  • In this paper, we studied a light distribution for the LED chips arrangement using an optical design software. The structures of the edge type LED luminaires are reflector plane, LGP(lighting guide plane) and diffuse plane. The reflector plane is on the middle of the overall structure. We had simulation that placing LED chips on the reflector center of the reflector edge by changing the position of LED chips above the reflector center at 1mm, 2mm, and 3mm respectively. In the case, when LED chips are on the center of the reflector, it shows the light distribution of the general diffuse illumination, the semi-direct distribution with 0.56 efficiency and the direct distribution with 0.31 efficiency. And the wedge type LGP shows more efficiency than the flat type. Gradually increasing shape of semi-spherical type by 0.015mm has power of 1.02W, efficiency of 0.25, and maximum luminous intensity of 0.104W/sr, it also and shows the better optical characteristics than the reflector plane that have no patterns. This semi-spherical type shows the better optical characteristics than the reflector plane that have no patterns.

Comparative Analysis of ViSCa Platform-based Mobile Payment Service with other Cases (스마트카드 가상화(ViSCa) 플랫폼 기반 모바일 결제 서비스 제안 및 타 사례와의 비교분석)

  • Lee, June-Yeop;Lee, Kyoung-Jun
    • Journal of Intelligence and Information Systems
    • /
    • v.20 no.2
    • /
    • pp.163-178
    • /
    • 2014
  • Following research proposes "Virtualization of Smart Cards (ViSCa)" which is a security system that aims to provide a multi-device platform for the deployment of services that require a strong security protocol, both for the access & authentication and execution of its applications and focuses on analyzing Virtualization of Smart Cards (ViSCa) platform-based mobile payment service by comparing with other similar cases. At the present day, the appearance of new ICT, the diffusion of new user devices (such as smartphones, tablet PC, and so on) and the growth of internet penetration rate are creating many world-shaking services yet in the most of these applications' private information has to be shared, which means that security breaches and illegal access to that information are real threats that have to be solved. Also mobile payment service is, one of the innovative services, has same issues which are real threats for users because mobile payment service sometimes requires user identification, an authentication procedure and confidential data sharing. Thus, an extra layer of security is needed in their communication and execution protocols. The Virtualization of Smart Cards (ViSCa), concept is a holistic approach and centralized management for a security system that pursues to provide a ubiquitous multi-device platform for the arrangement of mobile payment services that demand a powerful security protocol, both for the access & authentication and execution of its applications. In this sense, Virtualization of Smart Cards (ViSCa) offers full interoperability and full access from any user device without any loss of security. The concept prevents possible attacks by third parties, guaranteeing the confidentiality of personal data, bank accounts or private financial information. The Virtualization of Smart Cards (ViSCa) concept is split in two different phases: the execution of the user authentication protocol on the user device and the cloud architecture that executes the secure application. Thus, the secure service access is guaranteed at anytime, anywhere and through any device supporting previously required security mechanisms. The security level is improved by using virtualization technology in the cloud. This virtualization technology is used terminal virtualization to virtualize smart card hardware and thrive to manage virtualized smart cards as a whole, through mobile cloud technology in Virtualization of Smart Cards (ViSCa) platform-based mobile payment service. This entire process is referred to as Smart Card as a Service (SCaaS). Virtualization of Smart Cards (ViSCa) platform-based mobile payment service virtualizes smart card, which is used as payment mean, and loads it in to the mobile cloud. Authentication takes place through application and helps log on to mobile cloud and chooses one of virtualized smart card as a payment method. To decide the scope of the research, which is comparing Virtualization of Smart Cards (ViSCa) platform-based mobile payment service with other similar cases, we categorized the prior researches' mobile payment service groups into distinct feature and service type. Both groups store credit card's data in the mobile device and settle the payment process at the offline market. By the location where the electronic financial transaction information (data) is stored, the groups can be categorized into two main service types. First is "App Method" which loads the data in the server connected to the application. Second "Mobile Card Method" stores its data in the Integrated Circuit (IC) chip, which holds financial transaction data, which is inbuilt in the mobile device secure element (SE). Through prior researches on accept factors of mobile payment service and its market environment, we came up with six key factors of comparative analysis which are economic, generality, security, convenience(ease of use), applicability and efficiency. Within the chosen group, we compared and analyzed the selected cases and Virtualization of Smart Cards (ViSCa) platform-based mobile payment service.