• Korean Journal of Materials Research
• /
• v.16 no.3
• /
• pp.151-156
• /
• 2006

A method for fabrication of nano-scale GaN structure by inductively coupled plasma etching is proposed, exploiting a thermal dewetting of Pt thin film as an etch mask. The nano-scale Pt metal islands were formed by the dewetting of 2-dimensional film on $SiO_2$ dielectric materials during rapid thermal annealing process. For the case of 30 nm thick Pt films, pattern formation and dewetting was initiated at temperatures greater $600^{\circ}C$. Controlling the annealing temperature and time as well as the thickness of the Pt metal film affected the size and density of Pt islands. The activation energy for the formation of Pt metal island was calculated to be 23.2 KJ/mole. The islands show good resistance to dry etching by a $CF_4$ based plasma for dielectric etching indicating that the metal islands produced by dewetting are suitable for use as an etch mask in the fabrication of nano-scale structures.

• Journal of the Korean Society for Heat Treatment
• /
• v.30 no.4
• /
• pp.151-155
• /
• 2017

The ZTO single layer and ZTO/Ag/ZTO tri-layer films were deposited on glass substrates by using the radio frequency (RF) and direct current (DC) magnetron sputtering and then rapid thermal annealed (RTA) in a low pressure condition for 10 minutes at 150 and $300^{\circ}C$, respectively. As deposited tri-layer films show the 81.7% of visible transmittance and $4.88{\times}10^{-5}{\Omega}cm$ of electrical resistivity, while the films annealed at $300^{\circ}C$ show the increased visible transmittance of 82.8%. The electrical resistivity also decreased as low as $3.64{\times}10^{-5}{\Omega}cm$. From the observed results, it is concluded that rapid thermal annealing (RTA) is an attractive post-deposition process to optimize the opto-elecrtical properties of ZTO/Ag/ZTO tri-layer films for the various display applications.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.49 no.1
• /
• pp.24-29
• /
• 2000

We propose a simple method to control the crystallization depth of amorphous silicon (a-Si) deposited by PECVD or LPCVD during the excimer laser annealing (ELA). Employing the new method, we have formed poly-Si/a-Si double film and fabricated a new poly-Si TFT with vertical a-Si offsets between the poly-Si channel and the source/drain of TFT without any additional photo-lithography process. The maximum leakage current of the new poly-Si TFT decreased about 80% due to the highly resistive vertical a-Si offsets which reduce the peak electric field in drain depletion region and suppress electron-hole pair generation. In ON state, current flows spreading down through broad a-Si cross-section in the vertical a-Si offsets and the current density in the drain depletion region where large electric field is applied is reduced. The stability of poly-Si TFT has been improved noticeably by suppressing trap state generation in drain region which is caused by high current density and large electric field. For example, ON current of the new TFT decreased only 7% at a stress condition where ON current of conventional TFT decreased 89%.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.8 no.2
• /
• pp.299-306
• /
• 1998

Crystallization of the amorphous silicon needs activation. Thermal energy through laser annealing, furnace annealing and rapid thermal process (RTP) has been convinced to crystallize the amorphous silicon thin film. It is expected that some other type of energy like mechanical energy can help to crystallize the amorphous silicon thin film. In this study, mechanical energy through wet blasting of silica slurry and silicon ion implantation has been applied to the amorphous silicon thin film deposited with LPCVD technique. RTP was employed for the annealing of this mechanically-damaged amorphous silicon thin film. For the characterization of the crystallized silicon thin film, XRD and Raman analysis were conducted. In this study, it is shown that the mechanical damage is effective to enhance the crystallization of amorphous silicon thin film.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.60-60
• /
• 2010

1-D nanostructured materials have much more attention because of their outstanding properties and wide applicability in device fabrication. Bismuth oxide($Bi_2O_3$) is an important p-type semiconductor with main crystallographic polymorphs denoted by $\alpha-$, $\beta-$, $\gamma-$, and $\delta-Bi_2O_3$[1]. Due to its unique optical and electrical properties, $Bi_2O_3$ has been extensively investigated for various applications in gas sensors, photovoltaic cells, fuel cells, supercapacitors[2-4]. In this study, $Bi_2O_3$ NWs were grown by two step annealing process: in the first step, after annealing at $270^{\circ}C$ for 10h in a vaccum($3{\times}10^{-6}$ torr), we can obtain the bismuth nanowires. In the second step, after annealing at $300^{\circ}C$ for 2h in $O_2$ ambient, we successfully fabicated $Bi_2O_3$nanowires.

• Journal of the Korean Ceramic Society
• /
• v.33 no.10
• /
• pp.1101-1108
• /
• 1996

No-doped PZT thin films have been fabricated on Pt/Ti/SiO2/Si substrate using Sol-Gel technique. A fast annealing metho (three times of intermediate and final annealing) was used for the preparation of multi-coated 1800$\AA$ thick Nb-doped PZT thin films. As Nb doping percent was increased leakage current was lowered approximately 2 order but dielectic properties were degraded due to the appearance of pyrochlore phase and domain pinning. Futhermore the increase of the final annealing temperature up to 74$0^{\circ}C$lowered the pyrochlore phase content resulting in enhancing the dielectric properties of the Nb doped films. The 3%-Nb doped PZT thin films with 5% excess Pb showed a capacitance density of 24.04 fF/${\mu}{\textrm}{m}$2 a dielectric loss of 0.13 a switchable polarization of 15.84 $\mu$C/cm2 and a coercive field of 32.7 kV/cm respectively. The leakage current density of the film was as low as 1.47$\times$10-7 A/cm2 at the applied voltage of 1.5 V.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.26 no.2
• /
• pp.147-154
• /
• 1989

An effective placement of macro blocks having arbitrary width and height is very important in reducing the chip area and the signal delay. In this paper, we proposed a method of macro block placement to obtain the globally optimal placement using simulated annealing, and an efficient algorithm for eliminating the overlaps between the rectangular macro blocks which may remain even after the simulated annealing process is terminated. Each macro block was enlarged to take into account minimal routing area, and these macro blocks were compacted as much as possible during the placement. This procedure was implemented in C language running on MV10000/UNIX computer system, and good placements were obtained by applying this procedure to two circuits which were consisted of 50 and 160 macro blocks respectively. Several parameters giving great effects to final placements were investigated.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.33 no.2
• /
• pp.155-160
• /
• 2020

Ga₂O₃/n-type 4H-SiC heterojunction diodes were fabricated by RF magnetron sputtering. The optical properties of Ga₂O₃ and electrical properties of diodes were investigated. I-V characteristics were compared with simulation data from the Atlas software. The band gap of Ga₂O₃ was changed from 5.01 eV to 4.88 eV through oxygen annealing. The doping concentration of Ga₂O₃ was extracted from C-V characteristics. The annealed oxygen exhibited twice higher doping concentration. The annealed diodes showed improved turn-on voltage (0.99 V) and lower leakage current (3 pA). Furthermore, the oxygen-annealed diodes exhibited a temperature cross-point when temperature increased, and its ideality factor was lower than that of as-grown diodes.

• Proceedings of the Korean Society of Machine Tool Engineers Conference
• /
• 1999.10a
• /
• pp.464-469
• /
• 1999

Recently, the need for designing multi-stage gear drive has been increased as the hear drives are used more in the applications with high-speed and small volume. The design of multi-stage gear drives includes not only dimensional design but also configuration design of various machine elements. Until now, however, the researches on the design of gear drives are mainly focused on the single-stage gear drives and the design practices for multi-stage gear drives, especially in configuration design activity, mainly depend on the experiences and 'sense' of the designer by trial and error. We propose a design algorithm to automate the dimension design and the configuration design of multi-stage gear drives. The design process consists of four steps. The number of stage should be determined in the first step. In second step, the gear ratios of each reduction stage are determined using random search, and the ratios are basic input for the dimension design of gears, which is performed by the exhaustive search in third step. The designs of gears are guaranteed by the pitting resistance and bending strength rating practices by AGMA rating formulas. In configuration design, the positions of gears are determined to minimize the volume of gearbox using simulated annealing algorithm. The effectiveness of the algorithm is assured by the design example of a 4-stage gear drive.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2014.02a
• /
• pp.189.1-189.1
• /
• 2014

Lead zirconium titanate (PZT) is usually used as bulk and thin films. Due to high flexibility and piezoelectric, ferroelectric and pyroelectric properties, PZT fiber has attracted in a variety of fields such as sensor devices, non-electromechanical systems and non-volatile ferroelectric memory devices. And PZT fiber can be numerously synthesized and almost with the diameter of PZT fiber thicker than $10{\mu}m$. However, the electrospinnig method is cost effective and convenient. PZT obtained by electrospinning methodhas the diameter from sub-micro to nanometer. In this paper, the PZT/PVP nanofibers were synthesized with three precursors, lead nitrate, zirconium ethoxide and titanium isopropoxide. And the PZT nanofibers were fabricated after removal of PVP by annealing process at various temperature. The obtained PZT nanofibers were characterized by means of X-ray photoelectron spectroscopy (XPS) for chemical properties, X-ray diffraction (XRD) for crystallinity and phase, scanning electron microscopy (SEM) for morphologies. The diameter of PZT nanofibers were measured with SEM. From the SEM images, we confirmed that diameter of PZT nanofibers was hundreds of nanometers and decreased with increasing the annealing temperature. When the annealing temperature increased, the crystallinity of PZT nanofibers changed from pyrochlore to perovskite structure.