• Title/Summary/Keyword: Analog Memory

Search Result 133, Processing Time 0.066 seconds

2500 fps High-Speed Binary CMOS Image Sensor Using Gate/Body-Tied Type High-Sensitivity Photodetector (Gate/Body-Tied 구조의 고감도 광검출기를 이용한 2500 fps 고속 바이너리 CMOS 이미지센서)

  • Kim, Sang-Hwan;Kwen, Hyeunwoo;Jang, Juneyoung;Kim, Young-Mo;Shin, Jang-Kyoo
    • Journal of Sensor Science and Technology
    • /
    • v.30 no.1
    • /
    • pp.61-65
    • /
    • 2021
  • In this study, we propose a 2500 frame per second (fps) high-speed binary complementary metal oxide semiconductor (CMOS) image sensor using a gate/body-tied (GBT) p-channel metal oxide semiconductor field effect transistor-type high-speed photodetector. The GBT photodetector generates a photocurrent that is several hundred times larger than that of a conventional N+/P-substrate photodetector. By implementing an additional binary operation for the GBT photodetector with such high-sensitivity characteristics, a high-speed operation of approximately 2500 fps was confirmed through the output image. The circuit for binary operation was designed with a comparator and 1-bit memory. Therefore, the proposed binary CMOS image sensor does not require an additional analog-to-digital converter (ADC). The proposed 2500 fps high-speed operation binary CMOS image sensor was fabricated and measured using standard CMOS process.

Design of eFuse OTP Memory with Wide Operating Voltage Range for PMICs (PMIC용 넓은 동작전압 영역을 갖는 eFuse OTP 설계)

  • Jeong, Woo-Young;Hao, Wen-Chao;Ha, Pan-Bong;Kim, Young-Hee
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.1
    • /
    • pp.115-122
    • /
    • 2014
  • In this paper, reliability is secured by sensing a post-program resistance of several tens of kilo ohms and restricting a read current flowing over an unblown eFuse within $100{\mu}A$ since RWL driver and BL pull-up load circuits using a regulated voltage of V2V ($=2V{\pm}10%$) are proposed to have a wide operating voltage range for eFuse OTP memory. Also, when a comparison of a cell array of 1 row ${\times}$ 32 columns with that of 4 rows ${\times}$ 8 columns is done, the layout size of 4 rows ${\times}$ 8 columns is smaller with $187.065{\mu}m{\times}94.525{\mu}m$ ($=0.01768mm^2$) than that of 1 row ${\times}$ 32 columns with $735.96{\mu}m{\times}61.605{\mu}m$ ($=0.04534mm^2$).

The Broadband Auto Frequency Channel Selection of the Digital TV Tuner using Frequency Mapping Function (주파수 매핑 함수를 이용한 광대역 주파수 자동 채널 선택용 디지털 TV 튜너)

  • 정영준;김재영;최재익;박재홍
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.25 no.4B
    • /
    • pp.613-623
    • /
    • 2000
  • Digital TV tuner for 8-VSB modulation was developed with satisfying the requirements of ATSC. The double frequency conversion and the active tracking filter in the front-end were used to reduce interference of the adjacent channels and multi-channels, which suppress If beat and image band. However, it was impossible to get frequency mapping between tracking filter and first VCO(Voltage Controlled Oscillator) in the double conversion digital TV tuner differing from conventional NTSC tuner. This paper, therefore, suggests the available structure and a new method for automatic frequency selection by obtaining the mapping of frequency characteristic over tracking voltage and the combined hardware which compose of Micro-controller, EEPROM, D/A(Digital-to-Analog Converter), OP amp and switch driver to solve above problems.

  • PDF

Development of Computer Based Ultrasonic Flaw Detector for Nondestructive Testing (컴퓨터 내장형 비파괴검사용 초음파탐상기 개발)

  • Lee, Weon-Heum;Kim, J.K.;Kim, Y.R.;Choi, K.S.;Kim, S.H.;Lee, S.H.
    • Journal of the Korean Society for Nondestructive Testing
    • /
    • v.17 no.2
    • /
    • pp.108-113
    • /
    • 1997
  • Ultrasonic testing is one of the most widely used method of nondestructive testing for pre-service inspection(PSI) & in-service inspection(ISI) in structures of bridges, power plants, chemical plants & heavy industrial fields. It is very important to estimate safety, life, quality of structures. Also, a lot of research for quantities evaluation & analyses inspection data is proceeding. But traditional portable ultrasonic flaw detector had been following disadvantages. 1) Analog ultrasonic flaw detector decreased credibility of ultrasonic test, because it is impossible for saving data & digital signal processing. 2) Stand-alone digital ultrasonic flaw detector cannot effectively evaluate received signals because of lack of its storage memory. To overcome this shortcoming, we develop the computer based ultrasonic flaw detector for nondestructive testing. It can store the received signal and effectively evaluate the signal, and then enhance the reliability of the testing results.

  • PDF

Design and Implementation of Real-time Moving Picture Encoder Based on the Fractal Algorithm (프랙탈 알고리즘 기반의 실시간 영상 부호화기의 설계 및 구현)

  • Kim, Jae-Chul;Choi, In-Kyu
    • The KIPS Transactions:PartB
    • /
    • v.9B no.6
    • /
    • pp.715-726
    • /
    • 2002
  • In this paper, we construct real-time moving picture encoder based on fractal theory by using general purpose digital signal processors. The constructed encoder is implemented using two fixed-point general DSPs (ADSP2181) and performs image encoding by three stage pipeline structure. In the first pipeline stage, the image grabber acquires image data from NTSC standard image signals and stores digital image into frame memory. In the second stage, the main controller encode image dada using fractal algorithm. The last stage, output controller perform Huffman coding and result the coded data via RS422 port. The performance tests of the constructed encoder shows over 10 frames/sec encoding speed for QCIF data when all the frames are encoded. When we encode the images using the interframe and redundency based on the proposed algorithms, encoding speed increased over 30 frames/sec in average.

An Enhancement of Speaker Location System Using the Low-frequency Phase Restoration Algorithm and Its Implementation (저주파 위상 복원 알고리듬을 이용한 화자 위치 추적 시스템의 성능 개선과 구현)

  • 이학주;차일환;윤대희;이충용
    • The Journal of the Acoustical Society of Korea
    • /
    • v.20 no.4
    • /
    • pp.22-28
    • /
    • 2001
  • This paper describes the implementation of a robust speaker position location system using the voice signal received by microphone array. To be robust to the reverberation which is the major factor of the performance degradation, low-frequency phase restoration algorithm which eliminates the influence of reverberations using the low-frequency information of the CPSP function is proposed. The implemented real-time system consists of a general purpose DSP (TMS320C31 of Texas instruments), analog part which contains amplifiers and filters, and digital part which is composed of the external memory and 12-bit A/D converter. In the real conference room environment, the implemented system that was constructed by the proposed algorithms showed better performance than the conventional system. The error of the TDOA estimation reduced more than 15 samples.

  • PDF

Development of High Speed Peak-hold Circuit for Gamma-ray (감마선용 고속 피크홀드회로의 개발)

  • Choi, Ki-seong;Che, Gyu-shik
    • Journal of Advanced Navigation Technology
    • /
    • v.20 no.6
    • /
    • pp.612-616
    • /
    • 2016
  • Gamma-ray must be detected and processed immedietely after generation of it in the circumstances where it exists. Software methology may be used to process randomly generated signals, but its memory size and processing time become large. By the way, the hardware circuit to detect randomly generated signals is generalized in industrial site, while those circuits are not able to answer to the cases whose amplitude are very small and also speed high. We researched and developed hardware based peak-hold circuit that is able to detect peaks of gamma-ray signals through direct reading out their values by ADC at the time of maximum reaching for the small amplitude and high speed signals, and proposed and estimated its results in this paper. This peak-hold circuit is adequate to use in the radiation circumstances in which the gamma-rays are heavy because its circuit can catch high speed signals efficiently without software signal processing supports.

Low Power UHF Tag Chip Design (저 전력 UHF 태그 칩 설계)

  • Kwon, Hyuk-Je;Lee, Pyeong-Han;Lee, Chul-Hee;Kim, Chong-Kyo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.12
    • /
    • pp.47-56
    • /
    • 2008
  • An RFID system comprises a reader and a tag, and this paper focuses on a tag design. A UHF tag is activated by energy supply using electromagnetic waves and energy reflection through impedance mismatching. The tag uses a $0.25{\mu}m$ CMOS process and comprises a digital part executing tag protocols, a 512-bit memory, and an analog part having a rectifier, a modulation/demodulation unit, a clock generator, etc. The total dimension of the tag, including a saw line, is $750{\mu}m*750{\mu}m$ and the power consumption of the tag consumption power is about $17.8{\mu}W$ at a supply voltage of 2V.

A real-time sorting algorithm for in-beam PET of heavy-ion cancer therapy device

  • Ke, Lingyun;Yan, Junwei;Chen, Jinda;Wang, Changxin;Zhang, Xiuling;Du, Chengming;Hu, Minchi;Yang, Zuoqiao;Xu, Jiapeng;Qian, Yi;She, Qianshun;Yang, Haibo;Zhao, Hongyun;Pu, Tianlei;Pei, Changxu;Su, Hong;Kong, Jie
    • Nuclear Engineering and Technology
    • /
    • v.53 no.10
    • /
    • pp.3406-3412
    • /
    • 2021
  • A real-time digital time-stamp sorting algorithm used in the In-Beam positron emission tomography (In-Beam PET) is presented. The algorithm is operated in the field programmable gate array (FPGA) and a small amount of registers, MUX and memory cells are used. It is developed for sorting the data of annihilation event from front-end circuits, so as to identify the coincidence events efficiently in a large amount of data. In the In-Beam PET, each annihilation event is detected by the detector array and digitized by the analog to digital converter (ADC) in Data Acquisition Unit (DAQU), with a resolution of 14 bits and sampling rate of 50 MS/s. Test and preliminary operation have been implemented, it can perform a sorting operation under the event count rate up to 1 MHz per channel, and support four channels in total, count rate up to 4 MHz. The performance of this algorithm has been verified by pulse generator and 22Na radiation source, which can sort the events with chaotic order into chronological order completely. The application of this algorithm provides not only an efficient solution for selection of coincidence events, but also a design of electronic circuit with a small-scale structure.

Real-Time Fault Detection in Discrete Manufacturing Systems Via LSTM Model based on PLC Digital Control Signals (PLC 디지털 제어 신호를 통한 LSTM기반의 이산 생산 공정의 실시간 고장 상태 감지)

  • Song, Yong-Uk;Baek, Sujeong
    • Journal of Korean Society of Industrial and Systems Engineering
    • /
    • v.44 no.2
    • /
    • pp.115-123
    • /
    • 2021
  • A lot of sensor and control signals is generated by an industrial controller and related internet-of-things in discrete manufacturing system. The acquired signals are such records indicating whether several process operations have been correctly conducted or not in the system, therefore they are usually composed of binary numbers. For example, once a certain sensor turns on, the corresponding value is changed from 0 to 1, and it means the process is finished the previous operation and ready to conduct next operation. If an actuator starts to move, the corresponding value is changed from 0 to 1 and it indicates the corresponding operation is been conducting. Because traditional fault detection approaches are generally conducted with analog sensor signals and the signals show stationary during normal operation states, it is not simple to identify whether the manufacturing process works properly via conventional fault detection methods. However, digital control signals collected from a programmable logic controller continuously vary during normal process operation in order to show inherent sequence information which indicates the conducting operation tasks. Therefore, in this research, it is proposed to a recurrent neural network-based fault detection approach for considering sequential patterns in normal states of the manufacturing process. Using the constructed long short-term memory based fault detection, it is possible to predict the next control signals and detect faulty states by compared the predicted and real control signals in real-time. We validated and verified the proposed fault detection methods using digital control signals which are collected from a laser marking process, and the method provide good detection performance only using binary values.