• Title/Summary/Keyword: ATM based MPLS

Search Result 34, Processing Time 0.018 seconds

IMT-2000 Packet Data Processing Method utilizing MPLS (MPLS망을 적용한 IMT2000 시스템에서의 패킷 데이터 처리 절차)

  • Yu, Jae-Pil;Kim, Gi-Cheon;Lee, Yun-Ju
    • The Transactions of the Korea Information Processing Society
    • /
    • v.6 no.11S
    • /
    • pp.3190-3198
    • /
    • 1999
  • Because of the rapid growth of the mobile communication, the need for the mobile internet access has grown up as well. since the current mobile communication network, however, is optimized for a voice communication system, which exclusively occupies a channel for a given time, it is not suitable for variable rate packet data. In order to support the mobile internet access, it is essential do design a reasonable packet switching network which supports the mobility. Since mobile packet network has longer latency, high speed switching and QoS are required to meet the user's requirements. In this paper, we suggest an resonable way to construct a network and its operation procedures utilizing GPRS(General Packet Radio Service) network and MPLS(Multi Protocol Label Switching) to provide a high speed switching and QoS mobile internet access. GPRS is used as a network which supports the mobility and MPLS guarantees the QoS and high speed IP protocol transmission based on the ATM switching technology.

  • PDF

High Performance IP Fowarding Engine for ATM based Gigabit Routers

  • Park, Byeong-Cheol;Park, Chang-Sik;Jeong, Youn-Kwae;Lee, Jeong-Tae
    • Proceedings of the IEEK Conference
    • /
    • 2000.07a
    • /
    • pp.533-536
    • /
    • 2000
  • In this paper, we proposed high performance packet forwarding engine for asynchronous transfer mode(ATM) based gigabit routers. The forwarding engine is based on ATM switch and accommodates four 622Mbps ports. The forwarding engine has been designed to be able to process the Intemet protocol(IP) packet at 2.5Gbps using the pipelined If header processing and lookup control mechanism. For high performance packet forwarding, we used content addressable memory(CAM) based routing coprocessor operating in hardware and implemented the pipelined lookup control function into a field programmable gate array(FPGA). The pipelined packet header processing mechanism enhanced the forwarding performance of the If packets ingressed from four different 622Mbps ports. Moreover, the If lookup controller designed to have the performance up to 12.5Mpps. The proposed forwarding engine is also designed to support differentiated services(DS) and multiprotocol label switching(MPLS).

  • PDF

An Algorithm for Efficient use of Label Space over MPLS Network with Multiple Disconnent Timers (MPLS 망에서 복수 연결해제 타이머를 이용한 레이블 공간의 효율적 사용방법)

  • Lee, Sun-Woo;Byun, Tae-Young;Han, Ki-Jun;Jeong, Youn-Kwae
    • Journal of KIISE:Information Networking
    • /
    • v.29 no.1
    • /
    • pp.24-30
    • /
    • 2002
  • Label switching technology is currently emerging as a solution for the rapidly growing of Internet traffic demand. Multiprotocol label switching(MPLS) is one of the standards made by the Internet Engineering Task Force(IETE) intended to enhance speed, scalability, and inter-opearability between label switching technologies. In MPLS, utilization of label space is a very important factor of network performance because labels are basic unit in packet switching. We propose a algorithm to effectively use label space by a multiple disconnect timer at the label switching router. Our algorithm is based on multiple utilization of the connection release timer over the MPLS network with multiple domains. In our algorithm, a relatively linger timeout interval is assigned to the traffic with higher class by the aid of the packet classifier. This reduces delay for making a new connection and also reduces the amount of packets which will be routed to the layer 3. Simulation results shows that reduction of required label number in MPLS network and this indicate our algorithm offers better performance than the existing ones in term of utilization of label space.

Design and Implementation of an Edge Router having ATM and Ethernet Interfaces using the Programmable Ethernet Packet Processor (프로그램 가능한 이더넷 패킷 프로세서를 이용한 ATM과 Ethernet 인터페이스를 갖는 에지 라우터의 설계 및 구현)

  • Park, Jae-Hyung;Kim, Mi-Hee;Lee, Yoo-Kyung
    • The KIPS Transactions:PartC
    • /
    • v.9C no.6
    • /
    • pp.903-910
    • /
    • 2002
  • As the edge router provides the facility that it is capable of interworking with various kinds of networks, the forwarding engine should have the flexibility processing the corresponding types of frames from such network interfaces. In order to support the flexibility, we design and implement a prototype of edge router with ATM and Ethernet interfaces based on the programmable Ethernet packet processor Our forwarding engine handles and forwards the frames from ATM interfaces by using loop-back functionality of Ethernet packet processor. The performance of our edge router is evaluated by experiments throughout its performance of forwarding engine and tested by interworking with another kinds of routers.