• Title/Summary/Keyword: 2D Inter-symbol interference

Search Result 24, Processing Time 0.019 seconds

Performance Analysis of Turbo Equalizer in the Multipath Channel (다중 채널 환경에서 터보 등화기 성능 분석)

  • Jung, Ji Won
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.5 no.3
    • /
    • pp.169-173
    • /
    • 2012
  • This paper investigates the performance of Turbo equalization in wireless multipath channels. Turbo equalization mainly consists of a SISO(soft-in soft-out) equalizer and a SISO decoder. Iterative channel estimators can improve the accuracy of channel estimates by soft information fed back from the SISO decoder. Comparing iterative channel estimators with LMS(least mean square) and RLS(recursive least squares) algorithms, which are the most common algorithms to estimate and track a time-varying channel impulse response, the iterative channel estimator with RLS converges more faster than the one with LMS. However, the difference of BER(bit error rate) performances gradually decreases as the number of iterations for Turbo equalization increases.

Performance Analysis of Underwater Acoustic Communication Systems with Turbo Equalization in Korean Littoral Sea (한국 연근해 환경에서 터보 등화기를 이용한 수중음향통신 시스템 성능 분석)

  • Park, Tae-Doo;Han, Jeong-Woo;Jung, Ji-Won;Kim, Ki-Man;Lee, Sang-Kook;Chun, Seung-Yong;Son, Kweon
    • The Journal of the Acoustical Society of Korea
    • /
    • v.32 no.2
    • /
    • pp.124-130
    • /
    • 2013
  • The performance of underwater acoustic communication system is sensitive to the ISI(Inter-Symbol Interference) due to delay spread develop of multipath signal propagation. The equalizer is used to combat the ISI. In this paper, the performances of underwater acoustic communication with turbo equalizer were evaluated by real data collected in Korean littoral sea. As a result, when one iterative decoding using turbo equalizer is applied, the performance was improved 1.5 dB than the case of the non-iterative equalizer at BER $10^{-4}$. In the case of two or three iterations the performance was enhanced about 3.5 dB, but the performance wasn't improved any more in the case of more than three times.

Performance Comparison of Acoustic Equalizers using Adaptive Algorithms in Shallow Water Condition (천해환경에서 적응 알고리즘을 이용한 음향 등화기의 성능 비교)

  • Chuai, Ming;Park, Kyu-Chil
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.22 no.2
    • /
    • pp.253-260
    • /
    • 2018
  • The acoustic communication channel in shallow underwater is typically shown as time-varying multipath fading channel characteristics. The received signal through channel transmission cause inter-symbol interference (ISI) owing to multiple components of different time delay and amplitude. To compensate for this, several techniques have been used, and one of them is acoustic equalizer. In this study, we used four equalizers - feed forward equalizer (FFE), decision directed equalizer (DDE), decision feedback equalizer (DFE) and combination DDE with DFE to compensate ISI. And we applied two adaptive algorithms to adjust coefficient of equalizers - normalized least mean square algorithm and recursive least square algorithm. As result, we found that it has a significant performance improvement over 6 dB on SNR in nonlinear equalizer. By combination of DFE and DDE has almost best performance in any case.

A 2.0-GS/s 5-b Current Mode ADC-Based Receiver with Embedded Channel Equalizer (채널 등화기를 내장한 2.0GS/s 5비트 전류 모드 ADC 기반 수신기)

  • Moon, Jong-Ho;Jung, Woo-Chul;Kim, Jin-Tae;Kwon, Kee-Won;Jun, Young-Hyun;Chun, Jung-Hoon
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.49 no.12
    • /
    • pp.184-193
    • /
    • 2012
  • In this paper, a 5-bit 2-GS/s 2-way time interleaved pipeline ADC for high-speed serial link receiver is demonstrated. Implemented as a current-mode amplifier, the stage ADC simultaneously processes the tracking and residue amplification to achieve higher sampling rate. In addition, each stage incorporates a built-in 1-tap FIR equalizer, reducing inter-symbol-interference (ISI)without an extra digital post-processing. The ADC is designed in a 110nm CMOS technology. It comsumes 91mW from a 1.2-V supply. The area excluding the memory block is $0.58{\times}0.42mm^2$. Simulation results show that when equalizer is enabled, the ADC achieves SNDR of 25.2dB and ENOB of 3.9bits at 2.0GS/s sample rate for a Nyquist input signal. When the equalizer is disengaged, SNDR is 26.0dB for 20MHz-1.0GHz input signal, and the ENOB of 4.0bits.