• Proceedings of the KIPE Conference
• /
• 1998.10a
• /
• pp.581-585
• /
• 1998

This paper presents the new current sharing control method of a 12-pulse phase-controlled rectifier(PCR) for a UPS. The control circuit of the 12-Pulse PCR with a parallel operating rectifier system is proposed to balance input currents and to reduce the harmonics of input current. The PCR is used widely in the industrial world, since its cost is much lower than that of the PWM converter and the composition of control circuits is simple. This system is developed and tested for a 3-phase 400KVA UPS system and the experimental results in this application are included.

• Proceedings of the KIEE Conference
• /
• 2000.11a
• /
• pp.139-141
• /
• 2000

High voltage direct current(HVDC) transmission system uses the phase controlled rectifier triggered by means of IPC(individual phase control) or EPC(equidistant pulse control). Most HVDC system has adopted EPC method that can solve the harmonic instability problem of IPC method in weak power system. But EPC has inherent indirect synchronizing problem requiring the closed loop control. This paper presents the new gate pulse generating method for 12-pulse HVDC converter, which combines IPC with EPC. Simulation and test results are presented. The basic concept is that it generates the gating pulse for 12-pulse converter by synthesizing the internal phase reference using the frequency and phase information of a sin91e phase voltage. To ensure the reliability of the external phase input, Potential transformer that detects the phase voltage has redundancy. Using fault detecting algorithm the healthy input is always guaranteed. And the frequency compensation function was reinforced.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.39 no.6
• /
• pp.545-556
• /
• 1990

A design method of a current source using 12-pulse phase-controlled rectifier (PCR) is presented. The critical inductance of the 12-pulse PCR is derived and it is shown that the critical inductance can be reduced using a current source. The control circuit of the 12-pulse PCR with an inner fast dynamic loop is proposed to give the frequency synchronism and to reduce the subharmonics due to the unbalance of the transformer of the power line. This circuit is analyzed and its dynamic loop is optimized. The optimal constant PIMF (proportional, integral and measurable variable feedback, and feedforware) controller is also designed using the time-weighted quadratic performance index. It is shown via experimental results that the proposed design method gives high dynamic and static performance of the current source using the 12-pulse PCR.

• Journal of Power Electronics
• /
• v.17 no.5
• /
• pp.1349-1362
• /
• 2017

In order to further improve the harmonic suppression capability of conventional 12-pulse rectifiers, this paper proposes a low harmonic 12-pulse rectifier using an Active Inter-Phase Reactor (AIPR). Through a detailed analysis of the relationship between the input current, output current and circulating current of the DC side, the mechanism where the AC grid side current harmonics can be suppressed by the DC side circulating current is revealed. On this basis, an interleaved APFC controlled by a DSP is designed and used as an AIPR along with an interphase reactor. A simulation is carried out with MATLAB/Simulink and an experiment is performed on a 9-kVA prototype. The obtained results verify the feasibility and validity of the proposed approach. Compared with a traditional 12-pulse rectifier, the THD can be reduced to 1/5 of the original value, and the capacity of the AIPR is only 2% of the load power. Thus, it is suitable for high-power applications.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.19 no.5
• /
• pp.399-406
• /
• 2014

This study investigates the structure and operation of the ITER VS converter and proposes a sequence control method for six series-connected VS converters to reduce reactive power. The operation and the proposed sequence control method are verified through RTDS simulation. The ITER VS converter must supply voltage/current to the superconducting magnets for plasma current vertical stabilization, and the four-quadrant operation must proceed without a zero-current discontinuous section. The operation mode of the VS converter is separated into a 12- and 6-pulse circulating current and transition modes according to the size of the load current. The output voltage of the unit VS converter is limited because of the rated voltage; however, the superconducting coil must increase the operating output voltage. Thus, the VS converter must be connected in a 6-series to provide the required operating output voltage. The output voltage of the VS converters is controlled continuously; however, reactive power is limited within a minimized value of the grid. In this study, the unit converter is compared with converters connected in a 6-series to determine a suitable sequence control method. The output voltage is the same in all cases, but the maximum reactive power is reduced from 100% to 73%. This sequence control method is verified through RTDS simulation.