• Title/Summary/Keyword: 플래쉬메모리

Search Result 52, Processing Time 0.021 seconds

The study on cell Vth distibution induced by heavily doped channel ionn and Si-SiN stress in flash memory cell (과도한 채널 이온 주입 농도 및 Si-SiN 스트레스가 플래쉬 메모리셀 산포에 미치는 영향)

  • Lee Chi-Kyoung;Park Jung-Ho;Kim Han-Su;Park Kyu-Charn
    • Proceedings of the IEEK Conference
    • /
    • 2004.06b
    • /
    • pp.485-488
    • /
    • 2004
  • As scaling down the cell channel length, the increment of B concentration in channel region is inevitable to overcome the punch-through, especially in flash memory cell with 90nm technology. This paper shows that the high dose ion implantation in channel cause the Si defect. which has been proved to be the major cause of the tailed Vth in distribution. And also mechanical stress due to SiN-anneal process can induce the Si dislocation. and get worse it. With decreasing the channel implantation dose, skipping the anneal and reducing the mechanical stress, Si defect problem is solved completely. We are verify first that the optimization of B concentration in channel must be certainly considered in order to improve Si defect. It is also certainly necessary to stabilize the distribution of cell Vth in the next generation of flash memory.

  • PDF

Design of an SPI Interface for multimedia cards in ARM Embedded Systems (ARM 내장 임베디드 시스템용 멀티미디어카드를 위한 SPI 인터페이스 설계)

  • Moon, San-Gook
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.16 no.2
    • /
    • pp.273-278
    • /
    • 2012
  • In this contribution, we design and implement an SPI hardware interface for the microprocessor to communicate with the MMC (Multi-Media Card) in an embedded system. Proposed architecture is compatible with the APB in AMBA bus architecture. Embedding OS in an embedded system means a big burden in terms of hardware and software ending up with performance decline. In this paper, we adopt the concept of SPI communication without using OS in the embedded system and implement in a form of FPGA chip. The designed SPI module was automatically synthesized, placed, and routed. Implementation was performed through the Altera FPGA and well operated at 25MHz clock frequency, which satisfied our target speed.

Digital Photo Clustering Algorithm Using EXIF (EXIF정보를 이용한 디지털 사진 클러스터링 알고리즘)

  • Jang, Chul-Jin;Ju, Young-Ho;Cho, Hwan-Gue
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2006.10b
    • /
    • pp.442-447
    • /
    • 2006
  • 디지털 카메라의 대중화와 고용량 저장매체의 보편화로 인해 대중들은 손쉽게 디지털 사진 촬영이 가능하게 되었다. 디지털 사진은 필름 사진과 달리 촬영을 하는데 있어 비용이 들지 않을 뿐만 아니라 플래쉬 메모리의 증가로 인해 다수의 사진들을 촬영할 수 있게 되었으나 그만큼 많은 사진들을 관리하고 분류하는 것은 쉽지 않은 일이 되었다. 따라서 디지털 사진을 자동으로 분류하고 관리하는 기능은 중요한 과제가 되었지만, 현재까지 나온 방법들은 사진 내의 객체가 확대, 축소 및 이동하거나 배경이 바뀌는 영상에 있어서 정확한 유사도를 측정하여 분류하는데 어려움이 있었다. 본 논문에서는 이와 같은 어려움을 보완한 디지털 사진의 클러스터링 알고리즘을 제안한다. 입력영상을 그리드 형태로 나누어 각 블록별로 측정한 유사도 값을 바탕으로 클러스터링하며, 이때 디지털 사진 내에 포함되어 있는 촬영정보인 EXIF를 이용하여 입력 영상에 따라 적응적(adaptive)으로 그리드를 나누어 비교한다. 또한, 영상에 따라 각기 다른 색상의 분포 정도를 고려해 색상 가중치를 고려하여 사진을 비교함으로써, 영상의 고수준(high-level) 분석에서처럼 객체와 배경을 추출하여 따로 분리하지 않고도 객체의 배경이 다른 사진들을 저수준(low-level) 에서 분석이 가능토록 하였다. 제안한 방법으로 실험한 결과 객체의 크기 및 이동이나 배경에 큰 영향을 받지 않으면서 입력영상들을 클러스터링 할 수 있었다.

  • PDF

Design of an Efficient FTL Algorithm Exploiting Locality Based on Sector-level Mapping (Locality를 이용한 섹터 매핑 기법의 효율적인 FTL 알고리듬)

  • Hong, Soo-Jin;Hwang, Sun-Young
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.36 no.7B
    • /
    • pp.818-826
    • /
    • 2011
  • This paper proposes a novel FTL (Flash Translation Layer) algorithm employing sector-level mapping technique based on locality to reduce the number of erase operations in flash memory accesses. Sector-level mapping technique shows higher performance than other mapping techniques, even if it requires a large mapping table. The proposed algorithm reduces the size of mapping table by employing dynamic table update, processes sequential writes by exploiting sequential locality and extracts hot sector in random writes. Experimental results show that the number of erase operations has been reduced by 75.4%, 65.8%, and 10.3% respectively when compared with well-known BAST, FAST and sector mapping algorithms.

Implementation of Embedded System for IEEE802.11p based OFDM-DSRC Communications (IEEE802.11p 기반의 OFDM-DSRC 통신을 위한 임베디드 시스템 구현)

  • Kwak, Jae-Min
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.11
    • /
    • pp.2062-2068
    • /
    • 2006
  • In his paper, embedded system implementation for IEEE802.l1p based OFDM-DSRC is presented. After the IEEE802.11p physical layer specification is introduced and BER performance of the modem is evaluated by simulation, implementation aspects of the system such as system architecture, design method and implementation results are addressed. Implemented embedded system for the OFDM-DSRC communication consists of FPGA, flash memory, ARM9 CPU Core, peripherals, etc. from the results, it is shown that the implemented system operates well according to IEEE802.11p specification. It is expected that implemented embedded system shall be used for wireless communication system such as ITS application by enhancing system optimizing.

Design of an Embedded System for Monitoring Devices of Elders Living Alone (독거노인 모니터링 디바이스를 위한 임베디드 시스템 설계)

  • Moon, Sang-Ook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2010.05a
    • /
    • pp.833-835
    • /
    • 2010
  • The SPARTAN-3E development kit is equipped with an FPGA which holds 500 thousand logic gates and a bus system platform using MicroBlaze microprocessor system. This kind of embedded systems can be used to gather information from sensor nodes and send over to the main server periodically through the network gateway, using the microprocessor-based embedded system, so that edlers living alone under sensor coverage can send their moving information and can be applied to get help in the event of emergency situations. In this paper, we designed a simple embedded system based on a CPU and flash memories using such FPGAs which can be used to monitor those elderlies living alone. The developed hardware system can be directly combined with the web-based elders-living-alone monitoring system, making the system more efficient.

  • PDF

Performance Evaluation of Hash Join Algorithm on Flash Memory SSDs (플래쉬 메모리 SSD 기반 해쉬 조인 알고리즘의 성능 평가)

  • Park, Jang-Woo;Park, Sang-Shin;Lee, Sang-Won;Park, Chan-Ik
    • Journal of KIISE:Computing Practices and Letters
    • /
    • v.16 no.11
    • /
    • pp.1031-1040
    • /
    • 2010
  • Hash join is one of the core algorithms in databases management systems. If a hash join cannot complete in one-pass because the available memory is insufficient (i.e., hash table overflow), however, it may incur a few sequential writes and excessive random reads. With harddisk as the tempoary storage for hash joins, the I/O time would be dominated by slow random reads in its probing phase. Meanwhile, flash memory based SSDs (flash SSDs) are becoming popular, and we will witness in the foreseeable future that flash SSDs replace harddisks in enterprise databases. In contrast to harddisk, flash SSD without any mechanical component has fast latency in random reads, and thus it can boost hash join performance. In this paper, we investigate several important and practical issues when flash SSD is used as tempoary storage for hash join. First, we reveal the va patterns of hash join in detail and explain why flash SSD can outperform harddisk by more than an order of magnitude. Second, we present and analyze the impact of cluster size (i.e., va unit in hash join) on performance. Finally, we emperically demonstrate that, while a commerical query optimizer is error-prone in predicting the execution time with harddisk as temporary storage, it can precisely estimate the execution time with flash SSD. In summary, we show that, when used as temporary storage for hash join, flash SSD will provide more reliable cost estimation as well as fast performance.

A NAND Flash File System for Sensor Nodes to support Data-centric Applications (데이터 중심 응용을 지원하기 위한 센서노드용 NAND 플래쉬 파일 시스템)

  • Sohn, Ki-Rack;Han, Kyung-Hun;Choi, Won-Chul;Han, Hyung-Jin;Han, Ji-Yeon;Lee, Ki-Hyeok
    • Journal of the Institute of Electronics Engineers of Korea CI
    • /
    • v.45 no.3
    • /
    • pp.47-57
    • /
    • 2008
  • Recently, energy-efficient NAND Flash memory of large volume is favored as next-generation storage for sensor nodes. So far, most sensor node file systems are based on NOR flash and few file systems are applicable to large NAND flash memory. Although it is required to develop new file systems taking account of the features of NAND flash memory, it is difficult to develop them mainly due to the limit of SRAM memory on sensor nodes. Sensor nodes support SRAM of $4{\sim}10$ KBytes only. In this paper, we designed and implemented a novel file system to support data-centric applications. To do this, we added EEPROM of 1 KBytes to store persistent file description data efficiently and devised a simple wear-leveling method. This reduces the number of page updates, resulting in reduction in energy use and increase in lifetime of sensor nodes.

A Program Code Compression Method with Very Fast Decoding for Mobile Devices (휴대장치를 위한 고속복원의 프로그램 코드 압축기법)

  • Kim, Yong-Kwan;Wee, Young-Cheul
    • Journal of KIISE:Software and Applications
    • /
    • v.37 no.11
    • /
    • pp.851-858
    • /
    • 2010
  • Most mobile devices use a NAND flash memory as their secondary memory. A compressed code of the firmware is stored in the NAND flash memory of mobile devices in order to reduce the size and the loading time of the firmware from the NAND flash memory to a main memory. In order to use a demand paging properly, a compressed code should be decompressed very quickly. The thesis introduces a new dictionary based compression algorithm for the fast decompression. The introduced compression algorithm uses a different method with the current LZ method by storing the "exclusive or" value of the two instructions when the instruction for compression is not equal to the referenced instruction. Therefore, the thesis introduces a new compression format that minimizes the bit operation in order to improve the speed of decompression. The experimental results show that the decoding time is reduced up to 5 times and the compression ratio is improved up to 4% compared to the zlib. Moreover, the proposed compression method with the fast decoding time leads to 10-20% speed up of booting time compared to the booting time of the uncompressed method.

An Implementation of Embedded SIP User Agent under Wireless LAN Area (Wireless LAN 환경에서 임베디드 SIP User Agent 구현)

  • Park Seung-Hwan;Lee Jae-Heung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.9 no.3
    • /
    • pp.493-497
    • /
    • 2005
  • This paper is about the research of the User Agent implementation under wireless embedded environment, using SIP which is one of protocol components construct the VoIP system. The User Agent is made of the User Agent configuration block, the device thread block to control devices and the SIP stack block to process SIP messages. The device thread consists of the RTP thread and the sound lard device processing block. Futhermore, the SIP stack consist of the worker thread to process proxy events, the SIP transceiver and SIP thread to transfer and receive SIP messages. The H/W platform is a board included the Intel's XScale PXA255 processor, flash memory, SDRAM, Audio CODEC module and wireless LAN threough PCMCIA socket, furthermore a microphone and headphone is used by the audio 1/0. The system has embedded linux kernel 2.4.19. For embedded environment, the function of User Agent and SIP method is diminished. Finally, the resource of system could be reduced about $12.9\%$, compared to overall system resource, by minimizing peripherals control and excepting TCP.