• Title/Summary/Keyword: 프로세서 선정

Search Result 60, Processing Time 0.025 seconds

The effect which the location of Partitioning Function causes in successful probability in Differential Power Analysis (차분 전력 분석에서 분류함수의 위치가 성공확률에 미치는 영향)

  • Kim, Sung-Kyoung;Kim, Hee-Seok;Kim, Tae-Hyun;Han, Dong-Guk;Ryoo, Jeong-Choon;Lim, Jong-In
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2007.02a
    • /
    • pp.112-115
    • /
    • 2007
  • 최근 부채널 공격으로 스마트 카드 같은 장치의 비밀키를 알아낼 수 있음이 알려지면서 많은 알고리즘에 대한 부채널 공격과 대웅 방안이 연구되고 있다. 차분전력분석은 부채널 공격의 일종으로 암호화 연산 중 발생하는 전력 소모 곡선을 통계적으로 분석하여 키를 알아내는 공격이다. 본 논문에서는 Hocker 형태의 IC칩 차분전력분석공격에 대한 실험 분석 모델을 설정한 후 이를 검증하고자 축소형 모델로 실험한다 실험 분석을 위하여 선정된 장치에 DES 암호알고리즘을 어셈블리로 구현한 후 8비트 마이크로프로세서 형 칩에 탑재하여 암호 알고리즘 실행 시에 발생되는 차분 전력 신호를 분석한다. 그리고 차분전력분석 공격에서 중요한 기술인 분류함수 설정에 따른 분석 성공 여부에 따른 비교를 한다.

  • PDF

New Optimal PWM Scheme for Minimizing the Harmonic Effects of VSI-PWM Inverter (VSI-PWM 인버터의 고주파 영향을 최소화하기 위한 새로운 Optimal PWM 방식)

  • 이윤종;이일형;정동화
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.15 no.11
    • /
    • pp.886-897
    • /
    • 1990
  • This paper is proposed new optimal PWM scheme is based on a defined linear relationship between the successive pulsewidths of the PWM pattern. The calculation of the pulsewidths in the new PWM scheme is caried out without referring to the equations of CW and MW. With this scheme the PWM pattern for microprocessor controlled inverters can be composed easily by obtaining the optimal increment in sucessive pulsiwidths of the pattern. Furthmore, the harmonic level at the output of PWM inverter are always very low because this PWM pattern is selected on the basis of minimum THD. Theis scheme is applied to 1(Hp), three phase induction motor, and compared with conventional regular PWM scheme. The results of calculations and experiments show that new optimal PWM scheme could provide an effective generalized approach for minimization of harmonics in the VSI-PWM inverter.

  • PDF

Design and Implementation of the Diseases Diagnosis System Using The Cantilever Micro-Arrays (박막 캔틸레버 어레이 센서를 이용한 질병 진단기 설계 및 구현)

  • Jung, Seung-Pyo;Choi, Jun-Kyu;Lee, Jung-Hoon;Park, Ju-Sung
    • Journal of IKEEE
    • /
    • v.19 no.1
    • /
    • pp.52-57
    • /
    • 2015
  • The disease diagnosis system has been developed using the thin nitride(Si3N4) cantilever arrays which can measure the difference of capacitances between sensor and reference. The system consists of 32-bits RISC(Reduced Instruction Set Computer), RAM/Flash, bus, communication IP's, ADC(Analog Digital Converter) board, and LCD display. The marker selection method, which give us the good accuracy from reasonal numbers of markers, is suggested. The developed system has the resolution under 1fF and can detect 10nM concentration of Thrombin.

A Study on the Improvement of Surface Roughness of Impeller by Selection of Tool Path and Posture and Control of Feedrate (공구경로 및 자세의 선정과 이송률 제어를 통한 임펠러 표면조도 개선에 관한 연구)

  • Hwang, Jong-Dae;Oh, Ji-Young;Jung, Yoon-Gyo
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.32 no.12
    • /
    • pp.1088-1095
    • /
    • 2008
  • 5-axis NC machining has a good advantage of the accessibility of tool motion by adding two rotary axes. It offers numerous advantages such as expanding machining fields in parts of turbo machineries like impeller, propeller, turbine blade and rotor, reasonable tool employment and great reduction of the set-up process. However, as adding two rotary axes, it is difficult to choose suitable machining conditions in terms of tool path, tool posture, feedrate control at a tool tip and post-processing. Therefore in this paper, it is proposed to decide suitable machining condition through an experimental method such as adopting various tool paths, tool postures, and feedrate types. Machining experiment on AL7075 for impeller is performed to define suitable machining condition, and measurement of surface roughness on machined surfaces depended on each machining condition is performed. By defining suitable machining condition, we should have conclusion as improving the surface quality in the aspect of surface roughness and machined shape of surface.

ASIC 중요 용어집

  • Kim, Eung-Su
    • Electronics and Telecommunications Trends
    • /
    • v.3 no.2
    • /
    • pp.116-133
    • /
    • 1988
  • ASIC (Application Specific Integrated Circuit)은 직역하면 응용특정 IC, 혹은 특정용도 IC로서 LSI시장의 조사회사인 Dataquest사가 '84년경부터 사용하기 시작한 말이다. ASIC이 최근 크게 주목을 끌고있는 것은, 반도체 사용자가 자신의 제품에 개성을 불어넣기 위해서는 범용IC를 사용해온 것으로는 기술적 우위성이 확보되지 않는다고 판단했기 때문에 주문형 LSI를 강하게 추진해 왔다는 것과 반도체 메이커도 메모리IC를 중심으로 한 범용IC시장의 부진, 더우기 날로 더해가는 반도체 시장의 시장쟁탈 및 무역마찰로 인해 ASIC 시장에로의 참여가 강화되어 왔다는 점 등을 들수있다. 집적화 기술은 매년 진보하여 지금은 100만개 이상의 트랜지스터를 집적할 수 있게 되었다. 따라서 지금까지 SSI/MSI를 사용해서 회로설계한 기능단위의 칩을 프린터 기판위에 조합시켜 시스팀을 구축해 왔으나, 앞으로는 하나의 칩위에 시스팀을 구성하는 시대로 변하고 있다. ASIC은 그 요청에 따라서 one-chip화의 개념에 따라서 만들어진 것으로서, 시장환경에 대단히 유익한 디바이스로 생각할 수 있다. 시스팀의 one-chip화의 실현결과 압도적으로 소형화, 경량화, 성자원화가 달성됨과 동시에 신뢰성 및 동작성능도 우수하게 되었다. ASIC기술은 현재 주류로 되어있는 게이트 어레이를 볼때, 개발비용은 크게 감소하여 개발기간도 논리회로가 완성된다면 3~4주 정도로 단축시킬수 있다. ASIC 설계에는 각 공정에 있어서 고도의 컴퓨터 지원설계가 채용되고 제조공정에서는 첨단의 프로세서 기술 등이 이용되므로 ASIC기술은 종합적인 첨단기술의 집약이라고 불러도 좋을것이다. 이러한 기술추세에 맞추어 전자통신 동향분석지 제3권 제1호(1988.3.)에 발표된 최신 ASIC기술동향의 후속편으로 ASIC에 관련된 중요용어 50개를 선정, 알파벳 순으로 나열하여 설명하였다.

Speed control system design using dual core DSP(TMS320F28377D) for the 2 Axis BLDC motor control (2축 BLDC 전동기 제어를 위한 듀얼코어 DSP(TMS320F28377D)를 이용하는 속도 제어 시스템 설계)

  • Lee, Dong-ju;Kim, Hee-chel;Lee, Dong-hyun;Choi, Jung-keyng
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2017.10a
    • /
    • pp.232-234
    • /
    • 2017
  • In this research, the BLDC motor 2 axis controller was designed using a dual core processor. The controller used TMS320F28377D which is TI's latest dual-core DSP, and the BLDC motor was selected with the position of resolver having high reliavility and the speed sensor built-in type motor.

  • PDF

Performance Analysis of Processors for Next Generation Satellites (차세대 위성 프로세서 선정을 위한 성능 분석)

  • Yoo, Bum-Soo;Choi, Jong-Wook;Jeong, Jae-Yeop;Kim, Sun-Wook
    • IEMEK Journal of Embedded Systems and Applications
    • /
    • v.14 no.1
    • /
    • pp.51-61
    • /
    • 2019
  • There are strict evaluation processes before using new processors to satellites. Engineers evaluate processors from various viewpoints including specification, development environment, and cost. From a viewpoint of computation power, manufacturers provide benchmark results with processors, and engineers decide which processors are adequate to their satellites by comparing the benchmark results with requirements of their satellites. However, the benchmark results depends on a test environment of manufacturers, and it is quite difficult to achieve similar performance in a target environment. Therefore, it is necessary to evaluate the processors in the target environment. This paper compares performance of a processor, AT697F/LEON2, in software testbed (STB) with three development boards of XC2V/LEON3, GR712RC/LEON3, and GR740/LEON4. Seven benchmark functions of Dhrystone, Stanford, Coremark, Whetstone, Flops, NBench, and MiBench are selected. Results are analyzed with hardware and software properties: hardware properties of core architecture, number of cores, cache, and memory; and software properties of build options and compilers. Based on the analysis, this paper describes a guideline for choosing processors for next generation satellites.

A Secure ARIA implementation resistant to Differential Power Attack using Random Masking Method (랜덤 마스킹 기법을 이용한 DPA 공격에 안전한 ARIA 구현)

  • Yoo Hyung-So;Kim Chang-Kyun;Park Il-Hwan;Moon Sang-Jae;Ha Jae-Cheol
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.16 no.2
    • /
    • pp.129-139
    • /
    • 2006
  • ARIA is a 128-bit block cipher, which became a Korean Standard in 2004. According to recent research this cipher is attacked by first order DPA attack In this paper, we explain a masking technique that is a countermeasure against first order DPA attack and apply it to the ARIA. And we implemented a masked ARIA for the 8 bit microprocessor based on AVR in software. By using this countermeasure, we verified that it is secure against first order DPA attack.

Design of Bridge Transport System with Equal Incremental Telescopic Motion (동일신축 텔레스코픽모션을 갖는 천정이동장치 설계)

  • Yoon, Kwang-Ho;Lee, Hyo-Jik;Lee, Jong-Kwang;Park, Byung-Suk;Kim, Ki-Ho
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.34 no.2
    • /
    • pp.227-235
    • /
    • 2010
  • This paper introduces the design of a bridge transport system with a telescopic tube for positioning equipment to perform remote handling tasks in a radioactive facility. It consists of an extensible and retractable telescopic tube assembly for z-direction motion, a cabling system for management of power and signal cables, and a trolley system for transverse motion and accommodating servo drives. The working environment for the bridge transport system with the telescopic tube requires strict geometrical constraints, including a short height, short telescopic tube length when retracted, and a long stroke. These constraints were met by solving a nonlinear programming problem involving the optimal dimensions. This paper introduces a cabling system for effective management of cables with changeable lengths to accommodate telescopic motions and a selection guide for servo drives that are sufficient to drive the system.

A Study on the Information Integration Model Based on Standard Integration Framework (표준연계프레임워크 기반 정보연계모델에 관한 연구)

  • Kim, Dong-Ok;Choi, Jong-Kun;Jung, Hoe-Kyung
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.18 no.4
    • /
    • pp.861-866
    • /
    • 2014
  • The scale of national research and development work is expanded gradually and grows bigger, so necessity of building system rises to guarantee more objective and fairer selection of business and clarity of budget administration according to active progress of convergence between study territories. In the study, standard frame work is suggested for information connection between dissimilarities, and based on this work; the study considers the system for information connection of digital budget accounting system handling budget and accounting of national finance and national science technology knowledge information system that is in charge of result administration and result evaluation of national research and development work, so suggests application plan of standard frame work connected with information solving current state and problems for connection.