• Journal of the Institute of Electronics and Information Engineers
• /
• v.52 no.5
• /
• pp.155-164
• /
• 2015

This paper describes a design and implementation of CABAC decoder, which would handle HEVC syntax elements in adaptively pipelined-parallel computation manner. Even though CABAC offers the high compression rate, it is limited in decoding performance due to context-based sequential computation, and strong data dependency between context models, as well as decoding procedure bin by bin. In order to enhance the decoding computation of HEVC CABAC, the flag-type syntax elements are adaptively pipelined by precomputing consecutive flag-type ones; and multi-bin syntax elements are decoded by processing bins in parallel up to three. Further, in order to accelerate Binary Arithmetic Decoder by reducing the critical path delay, the update and renormalization of context modeling are precomputed parallel for the cases of LPS as well as MPS, and then the context modeling renewal is selected by the precedent decoding result. It is simulated that the new HEVC CABAC architecture could achieve the max. performance of 1.01 bins/cycle, which is two times faster with respect to the conventional approach. In ASIC design with 65nm library, the CABAC architecture would handle 224 Mbins/sec, which could decode QFHD HEVC video data in real time.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.53 no.7
• /
• pp.17-26
• /
• 2016

This work proposes a 12b 60MS/s 0.18um CMOS Flash-SAR ADC for various systems such as wireless communications and portable video processing systems. The proposed Flash-SAR ADC alleviates the weakness of a conventional SAR ADC that the operation speed proportionally increases with a resolution by deciding upper 4bits first with a high-speed flash ADC before deciding lower 9bits with a low-power SAR ADC. The proposed ADC removes a sampling-time mismatch by using the C-R DAC in the SAR ADC as the combined sampling network instead of a T/H circuit which restricts a high speed operation. An interpolation technique implemented in the flash ADC halves the required number of pre-amplifiers, while a switched-bias power reduction scheme minimizes the power consumption of the flash ADC during the SAR operation. The TSPC based D-flip flop in the SAR logic for high-speed operation reduces the propagation delay by 55% and the required number of transistors by half compared to the conventional static D-flip flop. The prototype ADC in a 0.18um CMOS demonstrates a measured DNL and INL within 1.33LSB and 1.90LSB, with a maximum SNDR and SFDR of 58.27dB and 69.29dB at 60MS/s, respectively. The ADC occupies an active die area of $0.54mm^2$ and consumes 5.4mW at a 1.8V supply.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.10 no.12
• /
• pp.3731-3739
• /
• 2009

One-chambered sediment cells with a variety of anodic electrodes were tested for generation of electricity. Material used for anodes was iron, brass, zinc/iron, copper and graphite felt which was used for a common cathode. The estuarine sediment served as supplier of oxidants or electron-producing microbial habitat which evoked electrons via fast metal corrosion reactions or a complicated microbial electron transfer mechanism, respectively. Maximum power density and current density were found to be $6.90\;W/m^2$ (iron/zinc) and $7.76\;A/m^2$ (iron), respectively. Interestingly, copper wrapped with carbon cloth produced better electric performance than copper only, by 60%, possibly because the cloth not only prevented rapid corrosion on the copper surface by some degrees, but also helped growing some electron-emitting microbes on its surface. At anodes oxidation reduction potential(ORP) was kept to be stationary over time except at the very initial period. The pH reduction in the copper and copper/carbon electrodes could be a sign of organic acid production due to a chemical change in the sediment. The simple estimation of interfacial, electrical resistances of electrodes and electrolyte in the sediment cell that a key to the electricity generation should be in how to control corrosion rate or microbial electron transfer activity.

• Journal of Korean Society of Environmental Engineers
• /
• v.31 no.8
• /
• pp.663-672
• /
• 2009

In this studies, the adsorption test using Chlorella pyrenoidosa was conducted to examine the effect of Pb adsorption according to various immobilized methods such as Ca-alginate, K-carrageenan, and Polyacrylamide. From the results, the duration to need to reach adsorption equilibrium was delayed according to the immobilization. And, the higher adsorption capacity of immobilized Chlorella pyrenoidosa was represented in the higher concentration of Pb, the smaller amount of immobilizing agent, and the higher pH of solution. The maximum adsorption capacity of Pb was shown in the adsorption test using Chlorella pyrenoidosa immobilized with Ca-alginate even though it was sensitive pH. The adsorption results properly represented with Freundlich isotherm equations. And, pseudo second-order chemisorption kinetic rate equation was applicable to all the biosorption data over the entire time range. The FT-IR analysis showed that the mechanism involved in biosorption of Pb by Chlorella pyrenoidosa was mainly attributed to Pb binding of carbo-acid and amide group. Adsorbed Pb on immobilized Chlorella prenoidosa was easily desorbed in the higher concentration of desorbents(NTA, HCl, EDTA, $H_2SO_4,\;Na_2CO_3$). Among the several desorbents, NTA showed the maximum desoption capacities of Pb from Chlorella pyrenoidosa immobilized with Ca-alginate and K-carrageenan and EDTA was the most effective in Chlorella pyrenoidosa immobilized with polyacrylamide. The desoprtion efficiency in the optimum condition was 90.0, 83.0, and 80.0%, respectively.

• Applied Chemistry for Engineering
• /
• v.24 no.5
• /
• pp.513-517
• /
• 2013

We investigated the properties of impregnated activated carbons, a commercial adsorbent for the individual protection equipment, and examined CO adsorption and oxidation to $CO_2$. The surface area, pore volume and pore size were measured for four commercial samples using Brunauer-Emmett-Teller/Barrett-Joyner-Halenda (BET/BJH), and atomic compositions of the sample surface were analyzed based on SEM/EDS and XPS. Impregnated activated carbons containing Mn and Cu for fire showed the catalytic CO oxidation to $CO_2$ with a high catalytic activity (up to 99% $CO_2$ yield), followed by the CO adsorption at an initial reaction time. On the other hand, C: for chemical biologial and radiological (CBR) samples, not including Mn, showed a lower CO conversion to $CO_2$ (up to 60% yield) compared to that of fire samples. It was also found that a heat-treated activated carbon has a higher removal capacity both for CO and $CO_2$ at room temperature than that of untreated carbon, which was probably due to the impurity removal in pores resulted in a detection-delay about 30 min.

• Journal of KIISE:Computer Systems and Theory
• /
• v.36 no.6
• /
• pp.532-542
• /
• 2009

Dynamic Thermal Management (DTM) technique is generally used for reducing the peak temperature (hotspot) in the microprocessors. Despite the advantages of lower cooling cost and improved stability, the DTM technique inevitably suffers from performance loss. This paper proposes the DualFloating-Point Adders Architecture to minimize the performance loss due to thermal problem when the floating-point applications are executed. During running floating-point applications, only one of two floating-point adders is used selectively in the proposed architecture, leading to reduced peak temperature in the processor. We also propose a new floorplan technique, which creates Space for Heat Transfer Delay in the processor for solving the thermal problem due to heat transfer between adjacent hot units. As a result, the peak temperature drops by $5.3^{\circ}C$ on the average (maximum $10.8^{\circ}C$ for the processor where the DTM is adopted, consequently giving a solution to the thermal problem. Moreover, the processor performance is improved by 41% on the average by reducing the stall time due to the DTM.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.47 no.8
• /
• pp.56-63
• /
• 2010

This work proposes a 12b 100MS/s 0.13um CMOS pipeline ADC for battery-powered mobile video applications such as DVB-Handheld (DVB-H), DVB-Terrestrial (DVB-T), Satellite DMB (SDMB), and Terrestrial DMB (TDMB) requiring high resolution, low power, and small size at high speed. The proposed ADC employs a three-step pipeline architecture to optimize power consumption and chip area at the target resolution and sampling rate. A single shared and switched op-amp for two MDACs removes a memory effect and a switching time delay, resulting in a fast signal settling. A two-step reference selection scheme for the last-stage 6b FLASH ADC reduces power consumption and chip area by 50%. The prototype ADC in a 0.13um 1P7M CMOS technology demonstrates a measured DNL and INL within 0.40LSB and 1.79LSB, respectively. The ADC shows a maximum SNDR of 60.0dB and a maximum SFDR of 72.4dB at 100MS/s, respectively. The ADC with an active die area of 0.92 $mm^2$ consumes 24mW at 1.0V and 100MS/s. The FOM, power/($f_s{\times}2^{ENOB}$), of 0.29pJ/conv. is the lowest of ever reported 12b 100MS/s ADCs.

• Nuclear Engineering and Technology
• /
• v.24 no.3
• /
• pp.297-310
• /
• 1992

FLECHT SEASET unblocked forced reflood tests are assessed using Apollo version of RELAP5/MOD3 5M5. The main purpose of the study is to examine the code predictability under forced reflood conditions having different initial power levels and flooding rates. Among various test matrices, the assessment calculations are performed for the test numbers 31701 31302, 31203, 31805, 34524, 31021, 34006 and 35807 These have been selected because they have similar initial conditions but different initial peak rod powers or flooding rates. In addition, various sensitivity calculations are performed for test number 31203 on the improved models of RELAP5/MOD3. Those are for the effect of Counter Current Flow Limit (CCFL) option at the outlet junction of the test section, for the effect of grid modelling on the interfacial drag calculations as well as on the heat structure calculations, and for the effect of nodalization and the time step size. The results of sensitivity studies show that the improved models of RELAP5/MOD3 enhance the code predictability. The assessment results show that the RELAP5/MOD3 has a tendency to underpredict the turn around temperature and the turn around time. But RELAP5/MOD3 silghtly overpredicts the turn around temperature for high flooding rate. The results also show that the calculated quenching by RELAP5/MOD3 is delayed with the increase of the rod power or the decrease of the flooding rate.

• Journal of Life Science
• /
• v.29 no.10
• /
• pp.1126-1135
• /
• 2019

From a sample of bamboo byproduct, the protease-producing yeast strain CO-1 was newly isolated. Strain CO-1 is spherical to ovoid in shape and measures $3.1-4.0{\times}3.8-4.4{\mu}m$. For the growth of strain CO-1, the optimal temperature and initial pH were $30^{\circ}C$ and 4.0, respectively. The strain was able to grow in 0.0-15.0%(w/v) NaCl and 0.0-9.0%(v/v) ethanol. Based on a phylogenetic analysis of its 18S rDNA sequences, strain CO-1 was identified as Pichia anomala. The extracellular protease produced by P. anomala CO-1 was partially purified by ammonium sulfate precipitation, which resulted in a 14.6-fold purification and a yield of 7.2%. The molecular mass of the protease was recorded as approximately 30 kDa via zymogram. The protease activity reached its maximum when 1.0%(w/v) CMC was used as the carbon source, 1.0%(w/v) yeast extract was used as the nitrogen source, and 0.3%(w/v) $MnSO_4$ was used as the mineral source. The protease revealed the highest activity at pH 7.0 and $30^{\circ}C$. This enzyme maintained more than 75% of its stability at a pH range of 4.0-10.0. After heating at $65^{\circ}C$ for 1 hr, the neutral protease registered at 60% of its original activity. The protease production coincided with growth and attained a maximal level during the post-exponential phase.

• Journal of the Korea institute for structural maintenance and inspection
• /
• v.24 no.6
• /
• pp.42-49
• /
• 2020

This paper is a basic study to improve durability by imparting hydrophobicity to the surface and sphere of cement-based materials. A cement mortar to which a silane/siloxane-based mixed water repellent was added was prepared, and its initial hydration performance, flow performance, and compressive strength were measured. In addition, after the surface was abraded, the water contact angle and water absorption were measured. The flow of cement mortar to which the water repellent was added was found to decrease up to 1.5% in the addition amount of the water repellent agent, and increased at 3.0% in the addition amount. It was found that the setting time of the cement paste was delayed in both the initial setting and the termination when the water repellent was added. It was found that the compressive strength decreased from 3.0% of the maximum added amount of the water repellent to a maximum of 30%. The contact angle was found to increase when the water repellent was added to the cement mortar, and the contact angle after surface polishing was found to be larger than before surface polishing. The addition of the water repellent showed hydrophobicity not only on the surface but also on the surface and cross section damaged by polishing. The water absorption rate was found to decrease when the water repellent was added to the cement mortar, and the water absorption rate after surface polishing was found to be greater than before surface polishing.