• Title/Summary/Keyword: 전압 제어 발진기

Search Result 214, Processing Time 0.026 seconds

X-band Voltage Controlled Oscillator using Varactor Diode (바랙터 다이오드를 이용한 X-밴드 전압제어 발진기)

  • Park, Dong-Kook;Yun, Na-Ra;Choi, Yean-Ji;Kim, Yea-Ji
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.33 no.5
    • /
    • pp.756-761
    • /
    • 2009
  • In this paper, a X band voltage controlled oscillator is proposed. The oscillator uses a transistor as an oscillating element and its oscillating frequencies are controlled by the tuning voltage of varactor diode. Using the circuit simulation tools, the matching circuits between the transistor and varactor diode, its input and output matching circuits, and a feedback circuits are designed. The measured results of the fabricated oscillator show that its oscillation frequencies are from 10.50GHz to 10.88GHz according to the turning voltages of 1V to 18V, its output power levels are about 4.3dBm, and its phase noise is around -43.5dBc/Hz at 100kHz offset frequency of 10.5GHz.

A PLL Based 32MHz~1GHz Wide Band Clock Generator Circuit for High Speed Microprocessors (PLL을 이용한 고속 마이크로프로세서용 32MHz~1GHz 광대역 클럭발생회로)

  • Kim, Sang-Kyu;Lee, Jae-Hyung;Lee, Soo-Hyung;Chung, Kang-Min
    • The Transactions of the Korea Information Processing Society
    • /
    • v.7 no.1
    • /
    • pp.235-244
    • /
    • 2000
  • This paper presents a low power PLL based clock geneator circuit for microprocessors. It generates 32MHz${\sim}$1GHz clocks and can be integrated inside microprocessor chips. A high speed D Flip-Flop is designed using dynamic differential latch and a new Phase Frequency Detector(PFD) based on this FF is presented. The PFD enjoys low error characteristics in phase sensitivity and the PLL using this PFD has a low phase error. To improve the linearity of voltage controlled oscillator(VCO) in PLL, the voltage to current converter and current controlled oscillator combination is suggested. The resulting PLL provides wide lock range and extends frequency of generated clocks over 1 GHz. The clock generator is designed by using $0.65\;{\mu}m$ CMOS full custom technology and operates with $11\;{\mu}s$ lock-in time. The power consumption is less than 20mW.

  • PDF

A Study on the New Analysis to the Dynamics of Colpitts VCO's and Practical Implication (콜피츠 전압제어 발진기 동작의 새로운 해석 및 구현에 관한 연구)

  • 김학선;황인갑;이형재
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.19 no.12
    • /
    • pp.2439-2447
    • /
    • 1994
  • In this paper, We analyze Colpitts type voltage contrqlled oscillator(VCO) used in personal handheld phone using a nonlinear analysis with third-order model. The resul shows the non-exponentially decaying shifting bias superimposed on the oscillator output which is different with the exponentially decaying shifting bias from the linear analysis. The stable oscillation criterion during a frequency change in a design of VOC can be also determined using proposed non-linear analysis. The theory is confirmed using PSPICE simulation and the experimental result of GaAs VCO matched very well with the theory.

  • PDF

High-Q Resonator with Substrate Integrated Waveguide(SIW) Structure (높은 Q 값을 갖는 기판 집적형 도파관(SIW) 공진기)

  • Yun Tae-Soon;Nam Hee;Lee Jong-Chul
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.17 no.4 s.107
    • /
    • pp.324-329
    • /
    • 2006
  • In this paper, a resonator with the substrate integrated waveguide(SIW) structure at the satellite communication band is presented. The SIW structure is realized by via-holes on the dielectric substrate and has an advantage of integration with other circuits. For the measurement, a designed back-to-back transition has the insertion loss of 0.4 dB at 18 GHz. Also, the quality factor of the resonator with the SIW structure including back-to-back transition is obtained to be 222. The high-Q resonator with the SIW structure can be used in filter, oscillator, and voltage controlled oscillator.

Design of ZQ Calibration Circuit using Time domain Comparator (시간영역 비교기를 이용한 ZQ 보정회로 설계)

  • Lee, Sang-Hun;Lee, Won-Young
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.16 no.3
    • /
    • pp.417-422
    • /
    • 2021
  • In this paper, a ZQ calibration using a time domain comparator is proposed. The proposed comparator is designed based on VCO, and an additional clock generator is used to reduce power consumption. By using the proposed comparator, the reference voltage and the PAD voltage were compared with a low 1 LSB voltage, so that the additional offset cancelation process could be omitted. The proposed time domain comparator-based ZQ calibration circuit was designed with a 65nm CMOS process with 1.05V and 0.5V supply voltages. The proposed clock generator reduces power consumption by 37% compared to a single time domain comparator, and the proposed ZQ calibration increases the mask margin by up to 67.4%.

Development of EQM(Engineering Qualified Model) Local Oscillator far Ka-band Satellite Transponder (Ka-band위성 중계기용 국부발진기의 우주인증모델(EQM) 개발)

  • 류근관;이문규;염인복;이성팔
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.4
    • /
    • pp.335-344
    • /
    • 2004
  • A low phase noise EQM(Engineering Qualified Model) LO(Local Oscillator) has been developed for Ka-band satellite transponder. A VCDRO(Voltage Controlled Dielectric Resonator Oscillator) is also designed using a high impedance inverter coupled with dielectric resonator to improve the phase noise performances out of the loop bandwidth. The mechanical analysis fur housing and the thermal analysis fur circuit board are achieved. This EQM LO is applied to Ka-band satellite transponder of EQM level after environmental experiments for space application. The LO has the harmonic suppression characteristics above 52 ㏈c and requires low power consumption under 1.3 watts. The phase noise characteristics are exhibited as -101.33 ㏈c/㎐ at 10 ㎑ offset frequency and -114.33 ㏈c/㎐ at 100 ㎑ offset frequency, with the output power of 14.0 ㏈m${\pm}$0.17 ㏈ over the temperature range of -15∼+65$^{\circ}C$.

A Design of 40GHz CMOS VCO (Voltage Controlled Oscillator) for High Speed Communication System (고속 통신 시스템을 위한 40GHz CMOS 전압 제어 발진기의 설계)

  • Lee, Jongsuk;Moon, Yong
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.51 no.3
    • /
    • pp.55-60
    • /
    • 2014
  • For an high speed communication, a 40GHz VCO was implemented using a 0.11um standard CMOS technology. The mm-wave VCO was designed by a LC type using a spiral inductor, and a simplified architecture with buffers and a smart biasing technique were used to get a high performance. The frequency range of the proposed VCO is 34~40GHz which is suitable for mm-Wave communication system. It has an output power of -16dBm and 16% tuning range. And the phase noise is -100.33dBc/Hz at 1MHz offset at 38GHz fundamental frequency. The total power consumption of VCO including PADs is 16.8mW with 1.2V supply voltage. The VCO achieves the FOMT of -183.8dBc/Hz which is better than previous VOCs.