• Title/Summary/Keyword: 이산 사건 시스템 명세

Search Result 20, Processing Time 0.02 seconds

DEVS Bisimulation: Hierarchical Verification of Discrete Event Models (DEVS Bisimulation : 이산사건 모델의 계층적 검증방법)

  • 송해상
    • Proceedings of the Korea Society for Simulation Conference
    • /
    • 1998.03a
    • /
    • pp.43-49
    • /
    • 1998
  • 본 논문에서는 이산사건 시스템의 무시간 DEVS/DEVS 명세에 대한 계층적인 설계/검증 방법을 제안하고자 한다. 제안된 방법의 가장 큰 장점은 DEVS 상위모델과 DEVS 하위 모델간의 반복적인 설계/검증 시 계층적 인 방식을 채택하여 검증 시 일반적으로 문제가 되는 상태폭발 문제를 크게 완화시켰다는 점이다. 간단한 예제를 통하여 제안된 방법론을 자세히 보여주고자 한다.

  • PDF

Hierarchical Verification Methodology of Discrete Event Systems (이산사건 시스템의 계층적 검증방법론)

  • Song, Hae-Sang;Lee, Wan-Bok
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.5
    • /
    • pp.1029-1036
    • /
    • 2007
  • State explosion is a well-known problem that impedes analysis md testing of discrete event systems, thus making the verification of large systems intrinsically difficult job. This paper suggests a hierarchical verification methodology of untimed DEVS model which can alleviate the state explosion problem. The method is a repetitive procedure of designing and verifying between the upper level and the lower level models abstracting away the unnecessary information with respect to a given verification task. A small example was employed to show our suggested method in detail.

An Agent-based Management Model for Discrete Events in Semiconductor Systems (반도체시스템의 에이전트 기반 이산사건 관리모델)

  • 임재웅;정동원;이정욱;김창화;백두권
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2002.04b
    • /
    • pp.403-405
    • /
    • 2002
  • 다양한 제품요구와 짧아진 제품의 수명주기, 수시로 발생하는 주문과 품목의 변화등으로 기업은 공급체인관리(SCM)를 도입하고 있으나 빈번한 이산사천의 발생으로 계획부분과 제조현장 실행부분의 차이가 발생하고 있다. 본 논문에서는 이러한 문제를 해결하기 위하여, 실행부분에서 발생하는 이산사건의 관리를 통해 계획부분과 실행부분의 차이를 줄이는 에이전트 기반 이산사건 관리모델을 제안하였다. 이산사건에 대해서는 컬러드 페트리 넷을 이용하여 명세하였고 관리모델은 에이젼트를 기반으로 지능적이고 자율적인 특성을 이용하여 사건의 발생에서 분류 지식데이터베이스구축, 전송에 이르는 이산사건 관리모델 아키텍쳐를 제시하였다.

  • PDF

Structured DEVS Formalism: A Structural Modelling Method of Discrete Event Systems (Structured DEVS Formalism: 이산사건 시스템의 구조적 모델링 기법)

  • Song, Hae-Sang
    • Journal of the Korea Society for Simulation
    • /
    • v.21 no.2
    • /
    • pp.19-30
    • /
    • 2012
  • In recent decades, it has been known that the Discrete Event System Specification, or DEVS, formalism provides sound semantics to design a modular and hierarchical model of a discrete event system. In spite of this benefit, practitioners have difficulties in applying the semantics to real-world systems modeling because DEVS needs to specify a large size of sets of events and/or states in an unstructured form. To resolve the difficulties, this paper proposes an extension of the DEVS formalism, called the Structured DEVS formalism, with an associated graphical representation, called the DEVS diagram, by means of structural representation of such sets based on closure property of set theory. The proposed formalism is proved to be equivalent to the original DEVS formalism in their model specification, yet the new formalism specifies sets in a structured form with a concept of phases, variables and ports. A simplified example of the structured DEVS with the DEVS diagram shows the effectiveness of the proposed formalism which can be easily implemented in an objected-oriented simulation environment.

Logical Analysis of Real-time Discrete Event Control Systems Using Communicating DEVS Formalism (C-DEVS형식론을 이용한 실시간 이산사건 제어시스템의 논리 해석 기법)

  • Song, Hae Sang;Kim, Tag Gon
    • Journal of the Korea Society for Simulation
    • /
    • v.21 no.4
    • /
    • pp.35-46
    • /
    • 2012
  • As complexity of real-time systems is being increased ad hoc approaches to analysis of such systems would have limitations in completeness and coverability for states space search. Formal means using a model-based approach would solve such limitations. This paper proposes a model-based formal method for logical analysis, such as safety and liveness, of real-time systems at a discrete event system level. A discrete event model for real-time systems to be analyzed is specified by DEVS(Discrete Event Systems Specification) formalism, which specifies a discrete event system in hierarchical, modular manner. Analysis of such DEVS models is performed by Communicating DEVS (C-DEVS) formalism of a timed global state transition specification and an associated analysis algorithm. The C-DEVS formalism and an associated analysis algorithm guarantees that all possible states for a given system are visited in an analysis phase. A case study of a safety analysis for a rail road crossing system illustrates the effectiveness of the proposed method of the model-based approach.

Development of a DEVS-based Workflow Management System (DEVS 형식론을 기반으로 한 Workflow 관리 시스템 개발)

  • 홍기정
    • Proceedings of the Korea Society for Simulation Conference
    • /
    • 2000.04a
    • /
    • pp.174-179
    • /
    • 2000
  • Workflow 관리 시스템은 비즈니스 프로세스의 자동화를 지원하는 것으로서, 비즈니스 프로세스의 각 업무 단계에 관련된 인적 자원 및 IT자원을 적절히 활용하도록 구현되어야 한다. 이러한 Workflow 관리 시스템은 Workflow 프로세스에 대한 명세로부터 실행 모델이 구성되어 Workflow 엔진을 통해 수행되는 과정을 거친다. 한편, 명세된 프로세스의 논리적 검증과 성능 예측을 위하여는 Workflow 의 수행 전에 시뮬레이션을 통한 분석이 선행되어야 한다. 본 연구에서는 기술된 Workflow 프로세스 명세로부터 이산사건 시스템 형식론인 DEVS를 기반으로 통일된 실행모델을 생성하고, 이를 바탕으로 시뮬레이션 분석과 실시간 수행을 하는 시뮬레이션 엔진과 실시간 분산수행 엔진을 각각 개발하였다. 간단한 업무 프로세스의 예를 통하여 분산환경에서 실행함으로써 제안된 방법의 유용성을 검증할 수 있었다.

  • PDF

Implementation and Static Verification Methodology of Discrete Event Simulation Software based on the DEVS Diagram: A Practical Approach (DEVS 다이어그램 기반 이산사건 시뮬레이션 소프트웨어 구현 및 정적 검증기법: 실용적 접근방법)

  • Song, Hae Sang
    • Journal of the Korea Society for Simulation
    • /
    • v.27 no.3
    • /
    • pp.23-36
    • /
    • 2018
  • Discrete Event System Specification (DEVS) has been used for decades as it provides sound semantics for hierarchical modular specification of discrete event systems. Instead of the mathematical specification, the DEVS diagram, based on the structured DEVS formalism, has provided more intuitive and convenient representation of complex DEVS models. This paper proposes a clean room process for implementation and verification of a DEVS diagram model specification into a simulation software source code. Specifically, it underlies a sequence of transformation steps from conformance and integrity checking of a given diagram model, translation into a corresponding tabular model, and finally conversion to a simulation source code, with each step being inversely verifiable for traceability. A simple example helps developers to understand the proposed process with associated transformation methods; a case study shows that the proposed process is effective for and adaptable to practical simulation software development.

Requirements Evaluation Method for Concurrent Development of Embedded System based on Discrete Event System Formalism (내장형 시스템의 동시적 개발을 위한 이산 사건 시스템 형식론 기반 요구사항 평가 방법)

  • Choi, Jae-ung;Choi, Chang-beom
    • Journal of the Korea Society for Simulation
    • /
    • v.27 no.2
    • /
    • pp.61-69
    • /
    • 2018
  • As the technology of information and communication has developed over recent years, an embedded system is applied in multiple industries and becomes more complicated. For this reason, embedded system development cost and time are also increased. For decreasing the cost and time, this paper suggests requirement evaluation method for concurrent development of an embedded system based on Discrete Event System(DEVS) Formalism. This paper proposes a method of describing the requirements specification in the form of DEVS atomic model. Also, the paper proposes the evaluator model that compares evaluation target system and the requirements model that is an implementation of requirement specification and proposes the evaluation method using them. In addition, we propose a method to utilize the requirement model created for requirements evaluation in the concurrent development process of the embedded system. As the case study, this paper proceeds requirement evaluation of Kinect depth data processing system.

Hierarchical Agent Synthesis Framework using Discrete Event System Specification and System Entity Structure (이산사건시스템 명세와 체계 요소 구조를 활용한 계층적 에이전트 합성 프레임워크)

  • Choi, Changbeom
    • Journal of the Korea Society for Simulation
    • /
    • v.28 no.3
    • /
    • pp.1-9
    • /
    • 2019
  • An agent-based simulation is a popular simulation tool to solve various problems, such as stock market, population prediction, disease prediction, and development of a traffic system. As the agents are developed and researched in different application fields, the agent has a rigid structure and may not acceptable in different domains. As a result, it is a challenging problem to define a structure for an agent structure to reflect the researcher's simulation objective. This research proposes an extendable form for an agent and its modeling environment. In order to propose a standard structure, this study adopts system entity structure and discrete event system specification formalism. Also, this research introduces the SESManager which supports the proposed specification method. The proposed environment can hierarchically define the agent structure and synthesize the agent so that it can perform the agent simulation according to the user's simulation purpose.

Accelerated Large-Scale Simulation on DEVS based Hybrid System using Collaborative Computation on Multi-Cores and GPUs (멀티 코어와 GPU 결합 구조를 이용한 DEVS 기반 대규모 하이브리드 시스템 모델링 시뮬레이션의 가속화)

  • Kim, Seongseop;Cho, Jeonghun;Park, Daejin
    • Journal of the Korea Society for Simulation
    • /
    • v.27 no.3
    • /
    • pp.1-11
    • /
    • 2018
  • Discrete event system specification (DEVS) has been used in many simulations including hybrid systems featuring both discrete and continuous behavior that require a lot of time to get results. Therefore, in this study, we proposed the acceleration of a DEVS-based hybrid system simulation using multi-cores and GPUs tightly coupled computing. We analyzed the proposed heterogeneous computing of the simulation in terms of the configuration of the target device, changing simulation parameters, and power consumption for efficient simulation. The result revealed that the proposed architecture offers an advantage for high-performance simulation in terms of execution time, although more power consumption is required. With these results, we discovered that our approach is applicable in hybrid system simulation, and we demonstrated the possibility of optimized hardware distribution in terms of power consumption versus execution time via experiments in the proposed architecture.