• Title/Summary/Keyword: 실행-구동 시뮬레이션

Search Result 15, Processing Time 0.02 seconds

Checkpoint/Resimulation Overhead Minimization with Sporadic Synchronization in Prediction-Based Parallel Logic Simulation (간헐적 동기화를 통한 예측기반 병렬 로직 시뮬레이션에서의 체크포인트/재실행 오버헤드 최소화)

  • Kwak, Doohwan;Yang, Seiyang
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.4 no.5
    • /
    • pp.147-152
    • /
    • 2015
  • In general, there are two synchronization methods in parallel event-driven simulation, pessimistic approach and optimistic approach. In this paper, we propose a new approach, sporadic synchronization combining both for prediction-based parallel event-driven logic simulation. We claim this hybrid solution is pretty effective to minimize both checkpoint overhead and restart overhead, which are related problems with frequent false predictions for improving the performance of the prediction-based parallel event-driven logic simulation. The experiment has clearly shown the advantage of the proposed approach.

A Practical Approach to Incremental Event-driven HDL Simulation (인크리멘탈 이벤트 - 구동 HDL 시뮬레이션에의 실제적 접근법)

  • Yang, Seiyang;Shim, Kyuho
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.3 no.3
    • /
    • pp.73-80
    • /
    • 2014
  • In this paper, we propose an incremental simulation method in event-driven HDL simulation to reduce the simulation execution time. In general, the simulation is repeated with a series of design changes. Incremental simulation is an efficient simulation method that shortens the simulation execution time for the following simulation by using the result of previous simulation. We have observed the effectiveness of the proposed approach through the experimentation with multiple real designs.

The Implementation of Real-Time Vital Sign Information Transmission Monitoring System using TMO (TMO를 이용한 실시간 생체정보 전송 모니터링 시스템 구현)

  • Lim, Se-Jung;Kim, Gwang-Jun
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.1 no.3
    • /
    • pp.33-40
    • /
    • 2008
  • The TMO may contain two types of methods, time-triggered methods(also called the spontaneous methods of SpMs) which are clearly separated from the conventional service methods (SvMs). The SpM executions are triggered upon design time whereas the SvM executions are triggered by service request message from clients. In this paper, we describes the application environment as the patient monitor telemedicine system with TMO structure. Vital sign information web viewer systems is also the standard protocol for medical image and transfer. In order to embrace new technologies as telemedicine service, it is important to develope the standard protocol between different systems in the hospital, as well as the communication with external hospital systems. It is able to apply to remote medical examination and treatment. Through the proper data exchange and management of patient vital sign information, real time vital sign information management will offer better workflow to all hospital employee.

  • PDF

Performance Improvement of Prediction-Based Parallel Gate-Level Timing Simulation Using Prediction Accuracy Enhancement Strategy (예측정확도 향상 전략을 통한 예측기반 병렬 게이트수준 타이밍 시뮬레이션의 성능 개선)

  • Yang, Seiyang
    • KIPS Transactions on Computer and Communication Systems
    • /
    • v.5 no.12
    • /
    • pp.439-446
    • /
    • 2016
  • In this paper, an efficient prediction accuracy enhancement strategy is proposed for improving the performance of the prediction-based parallel event-driven gate-level timing simulation. The proposed new strategy adopts the static double prediction and the dynamic prediction for input and output values of local simulations. The double prediction utilizes another static prediction data for the secondary prediction once the first prediction fails, and the dynamic prediction tries to use the on-going simulation result accumulated dynamically during the actual parallel simulation execution as prediction data. Therefore, the communication overhead and synchronization overhead, which are the main bottleneck of parallel simulation, are maximally reduced. Throughout the proposed two prediction enhancement techniques, we have observed about 5x simulation performance improvement over the commercial parallel multi-core simulation for six test designs.

Enhanced Bitmap Lookup Algorithm for High-Speed Routers (고속 라우터를 위한 향상된 비트맵 룩업 알고리즘)

  • Lee, Kang-woo;Ahn, Jong-suk
    • The KIPS Transactions:PartA
    • /
    • v.11A no.2
    • /
    • pp.129-142
    • /
    • 2004
  • As the Internet gets faster, the demand for high-speed routers that are capable of forwarding more than giga bits of data per second keeps increasing. In the previous research, Bitmap Trie algorithm was developed to rapidly execute LPM(longest prefix matching) process which is Well known as the Severe performance bottleneck. In this paper, we introduce a novel algorithm that drastically enhanced the performance of Bitmap. Trie algorithm by applying three techniques. First, a new table called the Count Table was devised. Owing to this table, we successfully eliminated shift operations that was the main cause of performance degradation in Bitmap Trie algorithm. Second, memory utilization was improved by removing redundant forwarding information from the Transfer Table. Lastly. the range of prefix lookup was diversified to optimize data accesses. On the other hand, the processing delays were classified into three categories according to their causes. They were, then, measured through the execution-driven simulation that provides the higher quality of the results than any other simulation techniques. We tried to assure the reliability of the experimental results by comparing with those that collected from the real system. Finally the Enhanced Bitmap Trie algorithm reduced 82% of time spent in previous algorithm.

Fast IP Lookup Based on Counted Bitmap (Counted Bitmap 기반 초고속 IP 룩업)

  • Kim, Jae-Youl;Lee, Kang-Woo
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2003.11b
    • /
    • pp.987-990
    • /
    • 2003
  • 인터넷 회선이 빨라짐에 따라 고속라우터에 대한 요구가 증가하고 있다. 본 논문에서는 고속 라우팅의 핵심인 포워딩 룩업의 고속화를 위하여 비트맵을 이용한 기존의 룩업 알고리즘의 문제점을 실행-구동 시뮬레이션을 통하여 정확히 진단한 후, 카운티드 테이블을 추가하고, 룩업과정에서 사용되는 트랜스퍼 테이블의 중복된 라우팅 정보를 제거함과 아울러 주소 검색범위를 다원화함으로써 성능을 획기적으로 향상시킨 알고리즘을 소개한다. 이 방법은 기존 알고리즘의 룩업시간을 최소 46%, 최대 18%로 단축시키며, 카운티드 테이블을 간단한 하드웨어로 구현한다면 보다 향상된 성능을 기대찬 수 있을 것이다.

  • PDF

Development of hybrid type linear motor and its driving system (Hybrid type linear motor의 개발과 구동)

  • Kim Moon-Hwan;Kim Soon-Ho
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2006.05a
    • /
    • pp.278-281
    • /
    • 2006
  • A Hybrid type LPM(Linear Pulse Motor) is designed as single side stator structure. Experimental results are shown that the static and dynamic characteristics. By the computer simulation, the permanent magnet design method is also clarified to desired thrust force. And microstep driver is adopted to the position controller to the designed LPM. The driver suppressed position errors within ${\pm}1501{\mu}m$.

  • PDF

Performance Evaluation of Value Predictor in High Performance Microprocessors (고성능 마이크로프로세서에서 값 예측기의 성능평가)

  • Jeon Byoung-Chan;Kim Hyeock-Jin;RU Dae-Hee
    • Journal of the Korea Society of Computer and Information
    • /
    • v.10 no.2 s.34
    • /
    • pp.87-95
    • /
    • 2005
  • value prediction in high performance micro processors is a technique that exploits Instruction Level Parallelism(ILP) by predicting the outcome of an instruction and by breaking and executing true data dependences. In this paper, the mean Performance improvements by predictor according to a point of time for update of each table as well as prediction accuracy and Prediction rate are measured and assessed by comparison and analysis of value predictor that issues in parallel and run by predicting value, which is for Performance improvements of ILP in micro Processor. For the verification of its validity the SPECint95 benchmark through the simulation is compared by making use of execution driven system.

  • PDF

Analysis of Network Communication Overhead Among Processing Nodes in CC-NUMA System (CC-NUMA 시스템에서의 프로세싱 노드간 네트워크 부하 분석)

  • 김태균
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 2000.10c
    • /
    • pp.609-611
    • /
    • 2000
  • CC-NUMA 시스템은 SMP 시스템의 장점인 프로그래밍의 편리함, 작업 환경의 유연함 및 관리의 용이함 등을 유지하는 한편, SMP의 단점이었던 확장성까지 제공한다. 더욱이 메모리 장벽 즉 급격히 빨라지는 프로세서의 처리 속도에 비해 메모리의 속도는 거의 변화가 없음으로 인하여 야기되는 문제를 극복할 수 있는 구조적인 대안으로 각광받고 있다. 이러한 CC-NUMA 시스템은 노드간의 논리적인 거리가 길기 때문에 프로세싱 노드간의 통신이 시스템의 성능에 영향을 미치는 가장 핵심 요소가 된다. 따라서 노드간의 통신을 최소화 해주기 위한 노력으로 각 노드에 장착되어지는 원격 캐쉬의 중요성이 강조된다. 본 논문에서는 CC-NUMA 시스템에서는 노드간 데이터 통신의 유형을 파악하고, 원격 캐쉬의 블록 사이즈에 따른 이들의 발생횟수의 변화를 분석하였다. 인스트럭션 시뮬레이터인 CacheMire와 II 벤치마크 중 하나인 FFT를 이용하여 실행-구동 시뮬레이션을 통해 원격캐쉬 블록의 크기가 증가할수록 노드간 통신의 횟수는 물론 전송되는 데이터의 절대적인 양이 감소한다는 사실을 알 수 있었다.

  • PDF

Segment Directory for Cache Coherence of CC-NUMA Multiprocessors (CC-NUMA 다중 프로세서의 캐쉬 일관성 유지를 위한 세그먼트 디렉토리)

  • 최종혁;박규호
    • Proceedings of the Korean Information Science Society Conference
    • /
    • 1999.10c
    • /
    • pp.6-8
    • /
    • 1999
  • 세그먼트 디렉토리는 CC-NUMA (Cache Coherent Non-Uniform Memory Access)시스템의 전체 벡터와 포인터의 장점만을 가지는 새로운 형태의 디렉토리 요소이다. 포인터가 하나의 프로세서 위치만을 가리키는데 비해, 세그먼트 디렉토리는 복수 개이 프로세서들을 한 번에 가리킬 수 있으면서, 포인터처럼 작은 단위로 사용가능하다. 본 논문에서는 세그먼트 디렉토리를 제한 디렉토리 방법들에 적용하여 디렉토리 넘침의 횟수를 줄인다. 기존의 방법들이 디렉토리 넘침 후의 효율적인 캐쉬 일관성 유지 기법을 제시했던 것에 비해, 세그먼트 디렉토리는 디렉토리 넘침 자체를 제거하는 최초의 시도이다. 디렉토리 넘침의 제거로 CC-NUMA 시스템 대역폭 요구량이 줄어들고, 프로그램 수행이 가속되며, 디렉토리 제어기 점유가 대폭 감소된다. Tango-Lite를 사용한 실행 구동 시뮬레이션을 통하여 세그먼트 디렉토리가 약 80%까지의 디렉토리 넘침을 제거한 것을 확인하였고, 이에 따르는 시스템 성능 향상을 분석하였다.

  • PDF