• Title/Summary/Keyword: 시그널 인테그러티

Search Result 4, Processing Time 0.016 seconds

Accurate Signal Integrity Verification of Transmission Lines Based on High-Frequency Measurement (고주파 전송선 회로의 실험적 고찰을 통한 정확한 시그널 인테그러티 검증)

  • Shin, Seung-Hoon;Eo, Yung-Seon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.48 no.7
    • /
    • pp.82-90
    • /
    • 2011
  • An accurate signal integrity verification method based on high-frequency measurements is proposed. For practical transmission lines that require a package process, process variations metal roughness and skin effects and boundary conditions may have deteriorative effects on circuit performance. These effects are represented in terms of parameters that can be readily utilized for field-solver. Thereby a more accurate signal integrity verification using field-solver can be achieved. It is shown that in both single and coupled lines the signal transients using the proposed method have excellent agreement with the measurement data.

A New TWA-Based Efficient Signal Integrity Verification Technique for Complicated Multi-Layer RLC Interconnect Lines (복잡한 다층 RLC 배선구조에서의 TWA를 기반으로 한 효율적인 시그널 인테그러티 검증)

  • Jo Chan-Min;Eo Yung-Seon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.7 s.349
    • /
    • pp.20-28
    • /
    • 2006
  • A new TWA(Traveling-wave-based Waveform Approximation)-based signal integrity verification method for practical interconnect layout structures which are composed of non-uniform RLC lines with various discontinuities is presented. Transforming the non-uniform lines into virtual uniform lines, signal integrity of the practical layout structures can be very efficiently estimated by using the TWA-technique. It is shown that the proposed technique can estimate the signal integrity much more efficiently than generic SPICE circuit model with 5% timing error and 10% crosstalk error.

Signal transient simulation of multi-coupledm frequency-variant transmission lines (주파수 종속 다중 전송선의 신호 천이 특성)

  • Cho, Young-Il;Eo, Yung-Seon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.12 s.354
    • /
    • pp.89-101
    • /
    • 2006
  • Frequency-variant transmission line parameters are determined. Then the signal transient characterizations of frequency-dependent multi-coupled lines are investigated. With the proposed method, an accurate signal integrity degradation such as signal ringing (overshoot, undershoot) and crosstalk noises relevant to the switching patterns of signals, rising / falling time(tr, tf) and line lengths is investigated. It is shown that there may be approximately 26% discrepancy of signal transients and 260% difference of crosstalk noises between the constant RLC model and frequency-variant RLC model in on-chip global interconnects while those of package lines are 11% and 70%, respectively.

Transmission Line Parameter Extraction and Signal Integrity Verification of VLSI Interconnects Under Silicon Substrate Effect (실리콘 기판 효과를 고려한 VLSI 인터컨넥트의 전송선 파라미터 추출 및 시그널 인테그러티 검증)

  • 유한종;어영선
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.3
    • /
    • pp.26-34
    • /
    • 1999
  • A new silicon-based IC interconnect transmission line parameter extraction methodology is presented and experimentally examined. Unlike the PCB or MCM interconnects, a dominant energy propagation mode in the silicon-based IC interconnects is not quasi-TEM but slow wave mode(SWM). The transmission line parameters are extracted taking the silicon substrate effect (i.e., slow wave mode) into account. The capacitances are calculated considering silicon substrate surface as a ground. Whereas the inductances are calculated by using an effective dielectric constant. In order to verify the proposed method, test patterns were designed. Experimental data have agreement within 10%. Further, crosstalk noise simulation shows excellent agreements with the measurements which are performed with high-speed time domain measurement ( i.e., TDR/TDT measurements) for test pattern, while RC model or RLC model without silicon substrate effect show about 20~25% underestimation error.

  • PDF