• Title/Summary/Keyword: 승산비

Search Result 70, Processing Time 0.017 seconds

The New Generation Circulation Method to Generalized Reed-Muller(GRM) Coefficients over GF(3) (극수의 순환성을 이용한 새로운 GF(3)상의 GRM 상수 생성 방법)

  • Lee, Chol-U;Che, Wenzhe;Kim, Heung-Soo
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.42 no.10 s.340
    • /
    • pp.17-24
    • /
    • 2005
  • This paper propose a new generation method of GRM coefficients using the circulation property of polarity over GF(3). The general method to derive GRM coefficients are obtain the filled polarity of GRM coefficients using RM expansion and expand it for the polarities. Since the general method has many operations when the number of the variables are incremented. Proposed method in this paper simplifies the generation procedure and reduces a number of operators compare to parallel type because of the cyclic property of polarity. Comparing to the proposed papers, the proposed method use only adders without multiplier. So it improves the complexity of the system with efficient composition of the circuits.

Design of a high-performance floating-point unit adopting a new divide/square root implementation (새로운 제산/제곱근기를 내장한 고성능 부동 소수점 유닛의 설계)

  • Lee, Tae-Young;Lee, Sung-Youn;Hong, In-Pyo;Lee, Yong-Surk
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.12
    • /
    • pp.79-90
    • /
    • 2000
  • In this paper, a high-performance floating point unit, which is suitable for high-performance superscalar microprocessors and supports IEEE 754 standard, is designed. Floating-point arithmetic unit (AU) supports all denormalized number processing through hardware, while eliminating the additional delay time due to the denormalized number processing by proposing the proposed gradual underflow prediction (GUP) scheme. Contrary to the existing fixed-radix implementations, floating-point divide/square root unit adopts a new architecture which determines variable length quotient bits per cycle. The new architecture is superior to the SRT implementations in terms of performance and design complexity. Moreover, sophisticated exception prediction scheme enables precise exception to be implemented with ease on various superscalar microprocessors, and removes the stall cycles in division. Designed floating-point AU and divide/square root unit are integrated with and instruction decoder, register file, memory model and multiplier to form a floating-point unit, and its function and performance is verified.

  • PDF

State and factors influencing on exercise in the disabled (장애인의 운동실태와 영향요인)

  • Lim, Jaeran;Kim, Hyunli;Choi, Youngsoon;Kim, Younghee
    • Journal of the Korea Academia-Industrial cooperation Society
    • /
    • v.14 no.3
    • /
    • pp.1335-1341
    • /
    • 2013
  • This study was conducted to identify the actual condition of exercise and the fact of influence to exercise in the disabled. The subject was consisted of 369 disabled. 84.5 percent of subject did exercise regularly. There was statistically significant in cause of disability(p<.001), type of disability(p<.001), grade of disability(p<.01), education(p<.01), economic state(p<.05), aim of rehabilitation exercise (p<.001). Chance to practice exercise in subject who intend to exercise was 16.18 times high than them who have no intention(95% CI =7.45~37.14). Regular exercise intervention is needed to disabled people in community.

A Performance Comparison of DSE-MMA and QE-MMA Adaptive Equalization Algorithm in Nonconstant Modulus Signal (Nonconstant Modulus 신호에 대한 DSE-MMA와 QE-MMA 적응 등화 알고리즘의 성능 비교)

  • Lim, Seung-Gag;Ryoo, Si-Yeong
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.21 no.2
    • /
    • pp.67-72
    • /
    • 2021
  • This paper compare the adative equalization performance of the DSE-MMA (Dithered Signed-Error MMA) and QE-MMA (Quantized-Error MMA) which has a simplifies the computational operation of currently used MMA algorithm. The DSE-MMA possible to improve the rubustness to noise by using the dithered signal consider the polarity of error signal in the multiplication part. In QE-MMA, it use the polarity of error signal after performing the nonlinear power-of-two quantizing operation for easiness of H/W implementation. The same channel environment was applied, and it's performance of the output signal constellation, the residual isi and maximum distortion and MSE that means the convergence characteristics, the SER that means the robustness of external noise of algorithm were compared and evaluated. As a result of computer simulation, the QE-MMA has more good in constellation, residual isi, maximum distortion, MSE performanc than DSE-MMA. In SER, the DSE-MMA has more robust due to dither signal than QE-MMA.

A Performance Evaluation of QE-MMA Adaptive Equalization Algorithm based on Quantizer-bit Number and Stepsize (QE-MMA 적응 등화 알고리즘에서 양자화기 비트수와 Stepsize에 의한 성능 평가)

  • Lim, Seung-Gag
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.21 no.1
    • /
    • pp.55-60
    • /
    • 2021
  • This paper relates with the performance evaluation of QE-MMA (Quantized Error-MMA) adaptive equalization algorithm based on the stepsize and quantizer bit number in order to reduce the intersymbol interference due to nonlinear distortion occurred in the time dispersive channel. The QE-MMA was proposed using the power-of-two arithmetic for the H/W implementation easiness substitutes the multiplication and addition into the shift and addition in the tap coefficient updates process that modifies the SE-MMA which use the high-order statistics of transmitted signal and sign of error signal. But it has different adaptive equalization performance by the step size and quantizer bit number for obtain the sign of error in the generation of error signal in QE-MMA, and it was confirmed by computer simulation. As a simulation, it was confirmed that the convergence speed for reaching steady state depend on stepsize and the residual quantities after steady state depend on the quantizer bit number in the QE-MMA adaptive equalization algorithm performance.

Polygenic Association of ACE and ACTN3 Polymorphisms with Korean Power Performance (ACE와 ACTN3의 다중유전형질과 근력운동 경기력간의 관계)

  • Kim, Chul-Hyun
    • Journal of Life Science
    • /
    • v.22 no.3
    • /
    • pp.398-406
    • /
    • 2012
  • This study aimed to examine whether the polygenic profile of ACE ID and ACTN3 R577X polymorphisms is associated with muscle power performance in Korean athletes. For this study, 106 top-class power athletes (top-class group), 158 elite power athletes (elite-class group), and 676 healthy adults (control) aged 18-39 yrs were recruited and their genotypes were analyzed. The top-class group showed higher frequencies of the II genotype and I allele in ACE, as well as higher frequencies of the RR genotype and R allele in ACTN3 (top-class vs. control: 41.4% vs. 32.1% for II genotype, 67.1% vs. 57.7% for I allele, p<0.05; 42.3% vs. 29.0% for RR genotype, 65.3% vs. 54.8% for I allele, p<0.05). In the polygenic profile, the top-class group had significantly higher frequencies of combined-II/ID+RR/RX genotype than the control group (top-class vs. control: 82.9% vs. 66.7% for II/ID+RR/RX, p<0.05), and there was even a sharp increase in total genotype score (TGS) in this group compared to the elite-class and control groups ($66{\pm}0.9$ vs. $58{\pm}1.9$ vs. $56{\pm}2.3$, p<0.05). The combined-II/ID+RR/RX genotype showed the possibility of succussion in the top-class muscle power performance with an odds ratio of 2.3 (CI:1.4-4.1, p<0.05). These results suggested that ACE and ACTN3 need to interact with each other to affect muscle-power performance in an additive form. Furthermore, the polygenic profile of ACE and ACTN3 can predict muscle performance with high success in a homogeneous dominant combined genotype (II/ID+RR/RX). A further study could identify and combine other genes into ACE and ACTN3 for muscle strength.

Design and Implementation of Multi-channel FFT Processor for MIMO Systems (MIMO 시스템을 위한 다채널 FFT 프로세서의 설계 및 구현)

  • Jung, Yongchul;Cho, Jaechan;Jung, Yunho
    • Journal of Advanced Navigation Technology
    • /
    • v.21 no.6
    • /
    • pp.659-665
    • /
    • 2017
  • In this paper, a low complexity fast Fourier transform(FFT) processor is proposed for multiple input multiple output(MIMO) systems. The IEEE 802.11ac standard has been adopted along with the demand for a system capable of high channel capacity and Gbps transmission in order to utilize various multimedia services using a wireless LAN. The proposed scalable FFT processor can support the variable length of 64, 128, 256, and 512 for 8x8 antenna configuration as specified in IEEE 802.11ac standard with MIMO-OFDM scheme. By reducing the required number of non-trivial multipliers with mixed-radix(MR) and multipath delay commutator(MDC) architecture, the complexity of the proposed FFT processor was dramatically decreased. Implementation results show that the proposed FFT processor can reduced the logic gate count by 50%, compared with the radix-2 SDF FFT processor. Also, compared with the 8-channel MR-2/2/2/4/2/4/2 MDC processor and 8-channel MR-2/2/2/8/8 MDC processor, it is shown that the gate count is reduced by 18% and 17% respectively.

Design and Implementation of Efficient Decoder for Fractal-based Compressed Image (효율적 프랙탈 영상 압축 복호기의 설계 및 구현)

  • Kim, Chun-Ho;Kim Lee-Sup
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.36C no.12
    • /
    • pp.11-19
    • /
    • 1999
  • Fractal image compression algorithm has been studied mostly not in the view of hardware but software. However, a general processor by software can't decode fractal compressed images in real-time. Therefore, it is necessary that we develop a fast dedicated hardware. However, design examples of dedicated hardware are very rare. In this paper, we designed a quadtree fractal-based compressed image decoder which can decode $256{\times}256$ gray-scale images in real-time and used two power-down methods. The first is a hardware-optimized simple post-processing, whose role is to remove block effect appeared after reconstruction, and which is easier to be implemented in hardware than non-2' exponents weighted average method used in conventional software implementation, lessens costs, and accelerates post-processing speed by about 69%. Therefore, we can expect that the method dissipates low power and low energy. The second is to design a power dissipation in the multiplier can be reduced by about 28% with respect to a general array multiplier which is known efficient for low power design in the size of 8 bits or smaller. Using the above two power-down methods, we designed decoder's core block in 3.3V, 1 poly 3 metal, $0.6{\mu}m$ CMOS technology.

  • PDF

Preparation and Characterization of Polymer Coated BaTiO3 and Polyimide Nanocomposite Films (고분자로 표면 코팅된 BaTiO3와 이를 이용한 폴리이미드 나노복합필름의 제조 및 특성)

  • Han, Seung San;Han, Ji Yun;Choi, Kil-Yeong;Im, Seung Soon;Kim, Yong Seok
    • Applied Chemistry for Engineering
    • /
    • v.17 no.5
    • /
    • pp.527-531
    • /
    • 2006
  • We have prepared organophilic inorganic particles and polyimide (PI) nanocomposite having excellent thermal stability and high dielectric constant that can be used for electronic application such as capacitor. We have chosen barium titanate (BT), a high dielectric constantmaterial and its surface was coated with nylon 6 to improve the affinity with PI. The FT-IR and TEM studies showed that the organophilic inorganic particle (BTN) has a polymer shell with thickness of 5 nm. We have suggested that it is possible to control the thickness of coating surface and also indicated the relationship between the ratio of inside and outside radius of BTN and the weight fraction of BT. The PI nanocomposite films based on poly(amic acid) and BTN were prepared by cyclodehydration reaction. The homogeneous dispersion of BTN in PI matrix was identified by using SEM. We have investigated the effect of BTN content on the coefficient of thermal stability, integral procedural decomposition temperature (IPDT), and dielectric constant of PI nanocomposite films.

Effects of the Russia's Ukraine Invasion on the Korea National Security (러시아의 우크라이나침공이 한국안보에 미치는 영향)

  • Jong Wha Lim
    • Industry Promotion Research
    • /
    • v.8 no.3
    • /
    • pp.175-180
    • /
    • 2023
  • On the day of 24 February 2022, Ukraine was invaded by Russia which signed to ensure definitely the Ukraine's national sovereignty, territorial integrity and security under the UN General Assembly Security Council A/49/765, named as the Budapest Agreement. This invasion is the 2nd invasion succeeded in Crimean Peninsula invasion of March 2014 after the Ukraine's national independence in 1991 from the USSR. However this invasion has been continuing for much more than one year. Although Ukraine President appealed the 'peace' toward Russia and claimed also to justify the Budapest Agreement of 1994 toward U.S.A., even any justifications were not appealed. The critical moment of the national abolition could be escaped from the unified desperate spirit of all nations including the president, political-social leaders and military members. Such patriotic and self-help spirits in Ukraine resulted in the active supports from the U.S.A., western and eastern free democratic countries, NATO and EU, and even the neutral countries. Furthermore these supports are increasing much more day-after-day. The lessons which the Ukraine War offers to the Korean national security should be cored with the development of self-reliant national defense capabilities, self-strenuous efforts and unity strengthening of the Korean-U.S. Alliance with the deep confidence.