• Proceedings of the Korean Society of Broadcast Engineers Conference
• /
• 2012.07a
• /
• pp.377-380
• /
• 2012

격자 감소 (lattice reduction) 알고리즘은 주어진 기저 벡터를 직교에 가까운 기저 벡터로 바꾸어 준다. 그중 대표적인 알고리즘으로 LLL (Lenstra, Lenstra & Lovasz) 알고리즘이 있다. 격자 감소 알고리즘을 이용하여 다중 안테나 입출력 (MIMO) 통신시스템의 선형 수신기(linear detector)의 성능을 향상 시킬 수 있다. 스피어 복호 알고리즘 (sphere decoding algorithm)은 MIMO 통신 시스템에서 사용되는 복호기중 최대 우도 복호기 (Maximum Likelihood Detector)와 비슷한 BER(bit error rate)성능을 가지고 복잡도를 줄일 수 있어서 많이 연구되어 왔다. 이때 스피어의 반지름의 설정이나 트리 검색 구조 방식 등은 복잡도에 큰 영향을 미친다. 본 논문에서는 LLL 알고리즘에 기반하여 스피어의 반지름 설정 및 트리 검색 노드 수를 제한하는 방식으로 스피어 복호 알고리즘의 복잡도를 기존 알고리즘에 비해 크게 낮추면서도 비트 오류률 (BER) 성능 열화를 최소한으로 한 알고리즘을 제안하고 전산 실험을 통해 검증한다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.33 no.12A
• /
• pp.1133-1137
• /
• 2008

Sphere decoding is considered as one of the most promising methods for multiple-input multiple-output (MIMO) detection. This paper proposes a novel 2-level-search sphere decoding algorithm. In the proposed algorithm, symbol detection is concurrently performed on two levels of the tree search, which helps avoid discarding good candidates at early stages. Simulation results demonstrate the good performance of the proposed algorithm in terms of bit-error-rate (BER).

• Journal of Korea Multimedia Society
• /
• v.15 no.6
• /
• pp.794-804
• /
• 2012

For the geometric computations on the protein molecules, the proximity queries, such as computing the minimum distance from an arbitrary point to the molecule or detecting the collision between a point and the molecule, are essential. For the proximity queries, the efficiency of the computation time can be different according to the data structure used for the molecule. In this paper, we present the data structures and algorithms for applying proximity queries to a molecule with GPU acceleration. We present two data structures, a voxel map and a sphere tree, where the molecule is represented as a set of spheres, and corresponding algorithms. Moreover, we show that the performance of presented data structures are improved from 3 to 633 times compared to the previous data structure for the molecules containing 1,000~15,000 atoms.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.35 no.7A
• /
• pp.632-638
• /
• 2010

In this paper, we propose a fixed-complexity sphere encoder (FSE) for multi-user MIMO (MU-MIMO) systems. The Proposed FSE accomplishes a scalable tradeoff between performance and complexity. Also, because it has a parallel tree-search structure, the proposed encoder can be easily pipelined, leading to a tremendous reduction in the precoding latency. The complexity of the proposed encoder is also analyzed, and we propose two techniques that reduce it. Simulation and analytical results demonstrate that in a $4\times4$ MU-MIMO system, the complexity of the proposed FSE is 16% that of the conventional QRD-M encoder (QRDM-E). Also, the encoding throughput of the proposed endoder is 7.5 times that of the QRDM-E with tolerable degradation in the BER performance, while achieving the optimum diversity order.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.6
• /
• pp.104-110
• /
• 2008

In this paper, a novel 2-level-search sphere decoding algorithm for multiple-input multiple-output (MIMO) detection and its VLSI implementation are presented. The proposed algorithm extends the search space by concurrently performing symbol detection on 2 level of the tree search. Therefore, the possibility of discarding good candidates can be avoided. Simulation results demonstrate the good performance of the proposed algorithm in terms of bit-error-rate (BER). From the proposed algorithm, an efficient very large scale integration (VLSI) architecture which incorporates low-complexity and fixed throughput features is proposed. The proposed architecture supports many modulation techniques such as BPSK, QPSK, 16-QAM and 64-QAM. The sorting block, which occupies a large portion of hardware utilization, is shared for different operating modes to reduce the area. The proposed hardware implementation results show the improvement in terms of area and BER performance compared with existing architectures.