• Title/Summary/Keyword: 송신 전력 제어

Search Result 183, Processing Time 0.025 seconds

I-Q Channel 12bit 1GS/s CMOS DAC for WCDMA (WCDMA 통신용 I-Q 채널 12비트 1GS/s CMOS DAC)

  • Seo, Sung-Uk;Shin, Sun-Hwa;Joo, Chan-Yang;Kim, Soo-Jae;Yoon, Kwang-S.
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.1
    • /
    • pp.56-63
    • /
    • 2008
  • This paper describes a 12 bit 1GS/s current mode segmented DAC for WCDMA communication. The proposed circuit in this paper employes segmented structure which consists of 4bit binary weighted structure in the LSB and 4bit thermometer decoder structure in the mSB and MSB. The proposed DAC uses delay time compensation circuits in order to suppress performance decline by delay time in segmented structure. The delay time compensation circuit comprises of phase frequency detector, charge pump, and control circuits, so that suppress delay time by binary weighted structure and thermometer decoder structure. The proposed DAC uses CMOS $0.18{\mu}m$ 1-poly 6-metal n-well process, and measured INL/DNL are below ${\pm}0.93LSB/{\pm}0.62LSB$. SFDR is approximately 60dB and SNDR is 51dB at 1MHz input frequency. Single DAC's power consumption is 46.2mW.

Joint Coverage and Radio Resource Management Scheme for Cellular CDMA Systems (셀룰러 CDMA 시스템을 위한 커버리지와 무선자원의 결합형 관리 기법)

  • Youm Dong Hwa;Uh Yoon;Kang Chang Soon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.10A
    • /
    • pp.1139-1146
    • /
    • 2004
  • An abrupt increase of traffic-load in cellular CDMA systems can cause overload, as a result, degrade the quality of service (QoS) and the spectrum utilization due to lacking radio resources in base stations. In this paper, we propose a joint coverage and resource management (JCRM) scheme which can improve the QoS degradation and the spectrum utilization. The JCRM scheme hands over the overloaded traffic to neighboring cells by virtually reducing overloaded cell coverage and extending neighboring cell coverage, as well the scheme allocates radio resources based on the necessary handover probability. The proposed scheme can be applied to the existing cellular CDMA systems as well as adaptive coverage management schemes for next generation mobile communication systems.

Design of the Satellite Beacon Receiver Using Array Based Digital Filter (다중배열 디지털필터를 이용한 위성비콘 수신기 설계)

  • Lee, Kyung-Soon;Koo, Kyung-Heon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.27 no.10
    • /
    • pp.909-916
    • /
    • 2016
  • The beacon receiver is an equipment which detects and measures the signal strength of transmitting satellite beacon signal. Beacon signals transmitted by satellites are low power continuous wave(CW) signals without any modulation intended for antenna steering to satellite direction and power control purposes on the earth. The beacon signal detection method using a very narrow band analog filter and RSSI(Received Signal Strength Intensity) has been typically used. However, it requires the implementation to track the frequency at the beacon receiver, thus a beacon frequency variation of the satellite due to temperature changes and long-term operation. Therefore, in this paper, the beacon signal detection receiver is designed by using a very narrow band digital filter array for a faster acquisition and SNR(Signal to Noise Ratio) method detection. For this purpose, by calculating the satellite link budget with the rain attenuation between satellite and ground station, and then extracting the received $C/N_o$ of the beacon signal, this work derives the bandwidth and the array number of the configured digital filter that gives the required C/N.

Program Development for Wideband Channel Sounding and Analysis (광대역 채널 측정 및 분석을 위한 프로그램 개발)

  • Ko Geo Da;Park Noh Joon;Kang Young Jin;Song Moon Kyou
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.2
    • /
    • pp.380-385
    • /
    • 2006
  • In this paper, a program that can be utilized to measure and analyze radio propagation characteristics is developed. This program is able to control the measurement instruments including spectrum analyzer through GPIB interface and analyze the measured data to yield mean excess delay and RMS delay spread. The measured path loss can be compared with theoretical value in free space or inside a tunnel. The measured and analyzed results can also be presented in the forms of graphs. As these tasks can be conducted on the spot of the measurements, this program is very helpful in performing and verifying the measurements immediately. In this thesis radio propagation characteristics with frequency bands of 2.45 and 5.8GHz in subway tunnels are measured by using the program. Path loss and delay spread in subway tunnel is measured and compared according to the form of antenna beam and LOS(Line of Sight) and N-LOS(Non-Line of Sight).

Design and Fabrication of a High-Power Pulsed TWTA for Millimeter-Wave(Ka-Band) Multi-Mode Seeker (밀리미터파(Ka 밴드) 복합모드 탐색기용 고출력 펄스형 진행파관 증폭기(TWTA) 설계 및 제작)

  • Song, Sung-Chan;Kim, Sun-Ki;Lee, Sung-Wook;Min, Seong-Ki
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.30 no.4
    • /
    • pp.307-313
    • /
    • 2019
  • The traveling wave tube amplifier (TWTA), which can be applied to the Ka-band millimeter-wave multi-mode seeker, consists of an high voltage power supply(HVPS), a grid modulator, a command and control, and an RF assembly. We designed a power supply that generates a -17.9 kV high voltage by synchronizing the pulse repetition frequency(PRF) and power supply switching frequency(i.e. synchronization frequency), and a high-speed grid-switching modulator for RF pulse modulation. The TWTA, which is fabricated through miniaturization with a volume of 3.18 L, has high pulse switching characteristics of up to 18.5 ns. The maximum rise/fall time of the grid on/bias signal and peak power is more than 564.9 W. Moreover, an excellent spurious performance of -68.4 dBc or less was confirmed within the range of PRF and PRF/2.

Measures to improve mobile communication propagation environment by linking small cells in a small closed environment (소규모 폐쇄 환경에서 스몰 셀을 연계한 이동통신 전파환경 개선방안)

  • YounGjin kim;Beomseok Chae;HyungJin kim
    • Smart Media Journal
    • /
    • v.13 no.1
    • /
    • pp.52-59
    • /
    • 2024
  • This paper proposes a plan to improve the reception radio environment of the mobile terminal and maintain a constant reception electric field by using small cells in a small closed environment. In order to configure an efficient communication infrastructure for small cells, both ends of wireless transmission and reception of an Ethernet-based wireless video recording system are connected using an L2 switch. The small cell connected to the receiving side L2 switch shares the wireless network section of the wireless video recording system and connects to the transmitting side L2 switch. After that, when it is normally linked to FMS, a management system for small cells, through the Internet network, the output of small cells is checked. In order to verify the results, a proposed network is formed on the elevator inside the building with a poor radio wave environment, and the radio wave environment is measured before and after the small cell application in the section where the elevator operates. As a result, the main parameters of the radio wave environment in all sections of the elevator are improved, as well as a constant receiving electric field strength within the moving elevator.

A Design of PLL and Spread Spectrum Clock Generator for 2.7Gbps/1.62Gbps DisplayPort Transmitter (2.7Gbps/1.62Gbps DisplayPort 송신기용 PLL 및 확산대역 클록 발생기의 설계)

  • Kim, Young-Shin;Kim, Seong-Geun;Pu, Young-Gun;Hur, Jeong;Lee, Kang-Yoon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.2
    • /
    • pp.21-31
    • /
    • 2010
  • This paper presents a design of PLL and SSCG for reducing the EMI effect at the electronic machinery and tools for DisplayPort application. This system is composed of the essential element of PLL and Charge-Pump2 and Reference Clock Divider to implement the SSCG operation. In this paper, 270MHz/162MHz dual-mode PLL that can provide 10-phase and 1.35GHz/810MHz PLL that can reduce the jitter are designed for 2.7Gbps/162Gbps DisplayPort application. The jitter can be reduced drastically by combining 270MHz/162MHz PLL with 2-stage 5 to 1 serializer and 1.35GHz PLL with 2 to 1 serializer. This paper propose the frequency divider topology which can share the divider between modes and guarantee the 50% duty ratio. And, the output current mismatch can be reduced by using the proposed charge-pump topology. It is implemented using 0.13 um CMOS process and die areas of 270MHz/162MHz PLL and 1.35GHz/810MHz PLL are $650um\;{\times}\;500um$ and $600um\;{\times}\;500um$, respectively. The VCO tuning range of 270 MHz/162 MHz PLL is 330 MHz and the phase noise is -114 dBc/Hz at 1 MHz offset. The measured SSCG down spread amplitude is 0.5% and modulation frequency is 31kHz. The total power consumption is 48mW.

A Design and Fabrication of the X-Band Transmit/Receive Module for Active Phased Array SAR Antennas (능동 위상 배열 SAR 안테나를 위한 X-대역 송수신 모듈의 설계 및 제작)

  • Chong, Min-Kil;Kim, Sang-Keun;Na, Hyung-Gi;Lee, Jong-Hwan;Yi, Dong-Woo;Baik, Seung-Hun
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.10
    • /
    • pp.1050-1060
    • /
    • 2009
  • In this paper, a X-Band T/R-module for SAR(Synthetic Aperture Radar) systems based on active phased array antennas is designed and fabricated. The T/R modules have a and width of more than 800 MHz centered at X-Band and support dual, switched polarizations. The output power of the module is 7 watts over a wide bandwidth. The noise figure is as low as 3.9 dB. Phase and amplitude are controlled by a 6-bit phase shifter and a 6-bit digital attenuator, respectively. Further the fabricated T/R module has est and calibration port with directional coupler and power divider. Highly integrated T/R module is achieved by using LTCC(Low Temperature Co-fired Ceramic) multiple layer substrate. RMS gain error is less than 0.8 dB max. in Rx mode, and RMS phase error is less than $4^{\circ}$ max. in Rx/Tx phase under all operating frequency band, or the T/R module meet the required electrical performance m test. This structure an be applied to active phase array SAR Antennas.

A 2.4 GHz Bio-Radar System with Small Size and Improved Noise Performance Using Single Circular-Polarized Antenna and PLL (하나의 원형 편파 안테나와 PLL을 이용하여 소형이면서도 개선된 잡음 성능을 갖는 2.4 GHz 바이오 레이더 시스템)

  • Jang, Byung-Jun;Park, Jae-Hyung;Yook, Jong-Gwan;Moon, Jun-Ho;Lee, Kyoung-Joung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.20 no.12
    • /
    • pp.1325-1332
    • /
    • 2009
  • In this paper, we design a 2.4 GHz bio-radar system that can detect human heartbeat and respiration signals with small size and improved noise performance using single circular-polarized antenna and phase-locked loop. The demonstrated bio-radar system consists of single circular-polarized antenna with $90^{\circ}$ hybrid, low-noise amplifier, power amplifier, voltage-controlled oscillator with phase-locked loop circuits, quadrature demodulator and analog circuits. To realize compact size, the printed annular ring stacked microstrip antenna is integrated on the transceiver circuits, so its dimension is just $40\times40mm^2$. Also, to improve signal-to-noise-ratio performance by phase noise due to transmitter leakage signal, the phase-locked loop circuit is used. The measured results show that the heart rate and respiration accuracy was found to be very high for the distance of 50 cm without the additional digital signal processing.

Design and Implementation of FMCW Radar Signal Processor for Drone Altitude Measurement (드론 고도 측정용 FMCW 레이다 신호처리 프로세서 설계 및 구현)

  • Lim, Euibeen;Jin, Sora;Jung, Yongchul;Jung, Yunho
    • Journal of Advanced Navigation Technology
    • /
    • v.21 no.6
    • /
    • pp.554-560
    • /
    • 2017
  • Accurate altimetry is required for the reliable flight control of drones or unmanned air vehicles (UAVs), and the radar altimeter is commonly used owing to its accuracy for the ground level. Due to the limitation for size, weight and power consumption, the frequency modulated continuous wave (FMCW) radar is appropriate for drone because it has lower complexity than that of pulse Doppler (PD) radar. Especially, fast-ramp FMCW radar, which transmits linear FM signal during very short period, is generally utilized, because it is robust for the ego-motion of drone. Therefore, we present the design and implementation results of the radar signal processor (RSP) for fast-ramp FMCW radar system. The proposed RSP was designed with Verilog-HDL and implemented with Altera Cyclone-IV FPGA device. Implementation results show that the proposed RSP includes 27,523 logic elements, 15,798 registers and memory of 138Kbits and can measure the altimeter at the rate of 100Hz with the operating frequency of 50MHz.