• Title/Summary/Keyword: 비트 오율

Search Result 247, Processing Time 0.024 seconds

Performance Improvement of MC-CDMA System for Synchronous IMT-2000 System (동기식 IMT-2000을 위한 MC-CDMA의 성능 개선)

  • Bang, Sung-Il
    • Journal of IKEEE
    • /
    • v.3 no.2 s.5
    • /
    • pp.196-203
    • /
    • 1999
  • In this paper, the DS(direct sequence)-CDMA and MC(multi-carrier)-CDMA, which are being researched recently as a synchronous IMT-2000 scheme for next-generation mobile multimedia communications, are studied in terms of BER(bit error rate) performance. The BER performance of MC-CDMA with EGB, MRC, and improved MMSEC detection scheme are analyzed and compared to that of conventional DS-CDMA adopting RAKE receiver through the computer simulations under the environments of synchronous IMT-2000 transmission channel. Not only single user case but also multiuser case is considered in the given system. As a result, it is shown that MC-CDMA with MMSEC detection outperforms all other schemes improved the $E_b/N_o$ by about 5 [dB] and 6 [dB] when the BER is $2{\times}10^{-3}$, for the indoor/outdoor fading channel and synchronous IMT-2000 transmission channel, respectively. Also in the multiuser case, MC-CDMA with MMSEC detection scheme exhibits better performance than all the other schemes.

  • PDF

Performance Analysis of Hybrid DS/SFH-CDMA MFSK Signal with CCI Canceller and Convolution Code Techniques in Mobile Communication Multipath Interference Channels (이동통신 다중 경로 간섭 채널에서 CCI Canceller와 컨벌루션 부호화 기법에 의한 하이브리드 DS / SFH-CDMA MFSK 신호의 성능 해석)

  • 임태길;강희조;이권현
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.8 no.3
    • /
    • pp.221-231
    • /
    • 1997
  • This paper presents an analysis of a hybrid direct-sequence/slow frequency hopped code division multiple access(DS/SFH-CDMA) system employing noncoherent M-ary frequency shift keying(MFSK) modulation in a multiple m-distribution fading environment. Multipath interfer- ence(MPI) and multiuser interference(MUI) is taken into accout and the spectral efficiency is calculated for uncoded as well as simple channel coding systems. The predetection multipath CCI canceller in conjunction with convolution coding is employed for improving the bit error rate(BER) performance. The BER of noncoherent hybrid system is obtained using a Gaussian interference approximation. From the results, we know that the error performance more deteriorates as the depth of fading becomes deeper. The DS part of the modulation combats the multipath interference, whereas the FH part is a predetection against large multiuser interference. It is shown that, for the con- sidered types of a channel coding, the use of a predetection coding is still essential for obtained a satisfactory bit error performance. The results show that the capacity of the DS/SFG-CDMA MFSK communication system increases in proportion to the length of PN code sequence in the presence of AWGN and MUI. In m-distribution fading environment the capacity increases in proportion to the fading index. The capacity is increased and error performance is improved when the CCI Canceller and Convolution code technique are adopted, respectively. From the results, it is known that the error performance of $4\times10^{-2}$ by adopting Canceller technique. Also convolutional coding technique is the improvement of error performance attains about $10^{-5}$ in code rate 1/2.

  • PDF

Performance Analysis of a Multi-Carrier DS-CDMA/BPSK Signal with Hybrid SC/MRC-$L_{c}/L$ Diversity Reception in Multipate Fading Channe (다중경로 페이딩 채널에서 하이브리드 SC/MRC-$L_{c}/L$ 다이버시티 수신 Multi-Carrier DS-CDMA /BPSK 신호의 성능 해석)

  • 김영철;조성준
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.12 no.4
    • /
    • pp.630-643
    • /
    • 2001
  • In this paper, the performance of a Multi-Carrier DS-CDMA system with Hybrid $SC/MRC- L_{c}/L$ diversity in the multipath Rayleigh fading environment is analyzed and compared with that of a Wideband DS-CDMA system. Each carriers of the number of the input diversity branches in the Multi-Carrier DS-CDMA system is L and among L, the branches of $L_c$ are chosen to be maximum-ratio-combined. And the diversity outputs are coherent-detected and despread by the correlator of each carrier. As the result, we have known that the structure of the Wideband DS-CDMA system with Hybrid $SC/MRC-L_{c}/L$ diversity reception becomes simple due to no synchronization of bit or phase and in terms of the error performance, the performance of Hybrid $SC/MRC- L_{c}/L$ diversity is better than that of selection diversity, but worse than that of MRC diversity. Moreover, the performance of a Multi-Carrier DS-CDMA system is better than that of a Wideband DS-CDMA system in multipath Rayleigh fading channel since Hybrid $SC/MRC- L_c/L$ diversity can obtain gain from each diversity branch. In case four carriers are used and required BER is $10^{-6}$ in wireless data communication, Hybrid SC/MRC-2/4 diversity can increase more 17 users than Hybrid SC/MRC-2/3 diversity because the better input branches can be selected through increase of input branches.

  • PDF

An Iterative Two-Dimensional Equalizer for Bit Patterned Media Storage Systems Based on Contraction Mapping (비트 패턴 미디어 저장장치를 위한 축약사상 기반의 반복적 2차원 등화기)

  • Moon, Woosik;Im, Sungbin;Park, Sehwang
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.6
    • /
    • pp.3-8
    • /
    • 2013
  • Bit patterned media (BPM) storage is one of the promising technologies to overcome the limitations of the conventional magnetic recording. However, there are some problems in a high areal density BPM storage, inter-track interference, inter-symbol interference and noise which are severely degrading performance of the system with reducing the bit error rate. In this paper, we present a simple iterative two-dimensional equalizer based on the contraction mapping theorem to mitigate these adverse effects. Furthermore, we examine that the channel characteristics of the proposed two-dimensional equalizer satisfies the convergence conditions. In the simulation we demonstrate the bit separation characteristics of the one-dimensional equalizer and the two-dimensional equalizer and evaluate the BER performance of the proposed equalizer comparing with the conventional equalizers. According to the results of experiments, the proposed equalizer is an promising equalizer with maintaining proper complexity for a high areal density BPM storage.

Performance Analysis on Various Design Issues of Turbo Decoder (다양한 Design Issue에 대한 터보 디코더의 성능분석)

  • Park Taegeun;Kim Kiwhan
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.29 no.12A
    • /
    • pp.1387-1395
    • /
    • 2004
  • Turbo decoder inherently requires large memory and intensive hardware complexity due to iterative decoding, despite of excellent decoding efficiency. To decrease the memory space and reduce hardware complexity, various design issues have to be discussed. In this paper, various design issues on Turbo decoder are investigated and the tradeoffs between the hardware complexity and the performance are analyzed. Through the various simulations on the fixed-length analysis, we decided 5-bits for the received data, 6-bits for a priori information, and 7-bits for the quantization state metric, so the performance gets close to that of infinite precision. The MAX operation which is the main function of Log-MAP decoding algorithm is analyzed and the error correction term for MAX* operation can be efficiently implemented with very small hardware overhead. The size of the sliding window was decided as 32 to reduce the state metric memory space and to achieve an acceptable BER.

(Turbo Decoder Design with Sliding Window Log Map for 3G W-CDMA) (3세대 이동통신에 적합한 슬라이딩 윈도우 로그 맵 터보 디코더 설계)

  • Park, Tae-Gen;Kim, Ki-Hwan
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.73-80
    • /
    • 2005
  • The Turbo decoders based on Log-MAP decoding algorithm inherently requires large amount of memory and intensive complexity of hardware due to iterative decoding, despite of excellent decoding efficiency. To decrease the large amount of memory and reduce hardware complexity, the result of previous research. And this paper design the Turbo decoder applicable to the 3G W-CDMA systems. Through the result of previous research, we decided 5-bits for the received data 6-bits for a priori information, and 7-bits for the quantization state metrics. The error correction term for $MAX^{*}$ operation which is the main function of Log-MAP decoding algorithm is implemented with very small hardware overhead. The proposed Turbo decoder is synthesized in $0.35\mu$m Hynix CMOS technology. The synthesized result for the Turbo decoder shows that it supports a maximum 9Mbps data rate, and a BER of $10^{-6}$ is achieved(Eb/No=1.0dB, 5 iterations, and the interleaver size $\geq$ 2000).

A Study on the Improved Parity Check Receiver for the Extended m-sequence Based Multi-code Spread Spectrum System with Code Set Partitioning and Constant Amplitude Precoding (코드집합 분할 방식의 확장 m-시퀀스 기반 정진폭 멀티코드 대역확산 통신 시스템을 위한 개선된 패리티 검사 기반 수신기에 관한 연구)

  • Han, Jun-Sang;Kim, Dong-Joo;Kim, Myoung-Jin
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.49 no.8
    • /
    • pp.1-11
    • /
    • 2012
  • The multi-code spread spectrum communication system, which spreads data bit stream by multiplexing orthogonal codes, can transmit data in high rate. However it needs the high-cost good linear amplifier because of the multi-level output signal. In order to overcome this drawback several systems making the amplitude of output signal constant with Walsh codes have been proposed. Recently constant amplitude pre-coded multi-code spread spectrum systems using extended m-sequence have been proposed. In this paper we consider an extended m-sequence based constant amplitude multi-code spread spectrum system with code set partitioning. By grouping the orthogonal codes into 4 subsets, not only is the computational complexity of the transceiver reduced but BER performance also improves. It has been shown that parity checking on four detected codes at the receiver can correct code detection error and result in BER performance enhancement. In this paper we propose a improved parity check receiver. We carried out computer simulation to verify feasibility of the proposed algorithm.

The Study of Transmission Performance of Line Code on High Speed Optical Transmission Ethernet (고속 광 이더넷에서 선로 부호에 따른 전송 성능에 대한 연구)

  • Kim Chang-Bong;Ko Je Soo;Kim Ik-Sang
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.30 no.6A
    • /
    • pp.510-516
    • /
    • 2005
  • In this paper, we discuss parameters of line code and simulate a same optical ethernet having minimum bandwidth(MB810) and non-minimum bandwidth line code(8B/10B) to present the possibility of improving of transmission performance using minimum bandwidth line code on the high speed optical ethernet. We design the high speed optical ethernet using Serial type LAN PHY 10GBASE-E(WDM type LAN PHY 10GBASE-LX4) for the single(multi) channel link. To compare the transmission performance of MB810, 8B/10B line code we measure the bit error rate(BER) according to the received optical power of single and multi channel link.

Constant-Amplitude Multi-Code Trans-Bi-Orthogonal Modulation (정 진폭 다중 트랜스 이진 직교 변조)

  • Kim, Sun-Hee;Kim, Jong-Suck;Hong, Dae-Ki
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2008.10a
    • /
    • pp.669-672
    • /
    • 2008
  • In this paper, we propose a constant-amplitude multi-rode trans-bi-orthogonal modulation scheme by introducing a simple constant-amplitude coding scheme with redundant bits and trans-code, which if a modified orthogonal modulation scheme. Generally speaking, the orthogonal modulation scheme is not appropriate for the high speed data transmission applications because of bad bandwidth efficiency. Therefore, we use the multi-rode trans-bi-orthogonal modulation with trans-code for high bandwidth efficiency. Moreover, redundant bits are used for constant-amplitude-coding. Finally, we compare the performance of the proposed scheme with the orthogonal modulation and constant-amplitude multi-code trans-orthogonal modulation by using the computer simulation.

  • PDF

An Error Correcting High Rate DC-Free Multimode Code Design for Optical Storage Systems (광기록 시스템을 위한 오류 정정 능력과 높은 부호율을 가지는 DC-free 다중모드 부호 설계)

  • Lee, June;Woo, Choong-Chae
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.11 no.3
    • /
    • pp.226-231
    • /
    • 2010
  • This paper proposes a new coding technique for constructing error correcting high rate DC-free multimode code using a generator matrix generated from a sparse parity-check matrix. The scheme exploits high rate generator matrixes for producing distinct candidate codewords. The decoding complexity depends on whether the syndrome of the received codeword is zero or not. If the syndrome is zero, the decoding is simply performed by expurgating the redundant bits of the received codeword. Otherwise, the decoding is performed by a sum-product algorithm. The performance of the proposed scheme can achieve a reasonable DC-suppression and a low bit error rate.