• Title/Summary/Keyword: 블록 코딩

Search Result 411, Processing Time 0.045 seconds

A Method for Reconstructing Original Images for Captions Areas in Videos Using Block Matching Algorithm (블록 정합을 이용한 비디오 자막 영역의 원 영상 복원 방법)

  • 전병태;이재연;배영래
    • Journal of Broadcast Engineering
    • /
    • v.5 no.1
    • /
    • pp.113-122
    • /
    • 2000
  • It is sometimes necessary to remove the captions and recover original images from video images already broadcast, When the number of images requiring such recovery is small, manual processing is possible, but as the number grows it would be very difficult to do it manually. Therefore, a method for recovering original image for the caption areas in needed. Traditional research on image restoration has focused on restoring blurred images to sharp images using frequency filtering or video coding for transferring video images. This paper proposes a method for automatically recovering original image using BMA(Block Matching Algorithm). We extract information on caption regions and scene change that is used as a prior-knowledge for recovering original image. From the result of caption information detection, we know the start and end frames of captions in video and the character areas in the caption regions. The direction for the recovery is decided using information on the scene change and caption region(the start and end frame for captions). According to the direction, we recover the original image by performing block matching for character components in extracted caption region. Experimental results show that the case of stationary images with little camera or object motion is well recovered. We see that the case of images with motion in complex background is also recovered.

  • PDF

A 8b 1GS/s Fractional Folding-Interpolation ADC with a Novel Digital Encoding Technique (새로운 디지털 인코딩 기법을 적용한 8비트 1GS/s 프랙셔널 폴딩-인터폴레이션 ADC)

  • Choi, Donggwi;Kim, Daeyun;Song, Minkyu
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.50 no.1
    • /
    • pp.137-147
    • /
    • 2013
  • In this paper, an 1.2V 8b 1GS/s A/D Converter(ADC) based on a folding architecture with a resistive interpolation technique is described. In order to overcome the asymmetrical boundary-condition error of conventional folding ADCs, a novel scheme with an odd number of folding blocks and a fractional folding rate are proposed. Further, a new digital encoding technique with an arithmetic adder is described to implement the proposed fractional folding technique. The proposed ADC employs an iterating offset self-calibration technique and a digital error correction circuit to minimize device mismatch and external noise The chip has been fabricated with a 1.2V 0.13um 1-poly 6-metal CMOS technology. The effective chip area is $2.1mm^2$ (ADC core : $1.4mm^2$, calibration engine : $0.7mm^2$) and the power dissipation is about 350mW including calibration engine at 1.2V power supply. The measured result of SNDR is 46.22dB, when Fin = 10MHz at Fs = 1GHz. Both the INL and DNL are within 1LSB with the self-calibration circuit.

Wrap-around Motion Vector Prediction for 360 Video Streams in Versatile Video Coding (VVC에서 360 비디오를 위한 랩-어라운드 움직임 벡터 예측 방법)

  • Lee, Minhun;Lee, Jongseok;Park, Juntaek;Lim, Woong;Bang, Gun;Sim, Dong Gyu;Oh, Seoung-Jun
    • Journal of Broadcast Engineering
    • /
    • v.25 no.3
    • /
    • pp.313-324
    • /
    • 2020
  • In this paper, we propose a motion vector prediction method that increases the coding efficiency at the boundary of an image by utilizing the 360 video characteristic. In the current VVC method, the location of a neighbor block is excluded from the candidate list for inter prediction in case that it is out of boundary. This can reduce coding efficiency as well as subject quality. To solve this problem, we construct new candidates adding the location of the neighbor block at the boundary of the picture from already decoded information based on the projection method for 360 video coding. To evaluate the performance of the proposed method, we compare with VTM6.0 and 360Lib9.1 under Random Access condition of JVET-360 CTC. As a result, the coding performance shows a BD-rate reduction of 0.02% on average in luma component and 0.05%, 0.06% on average in chroma components respectively, without additional computational complexity. The coding performance at the picture boundary shows a BD-rate reduction of 0.29% on average in luma component and 0.45%, 0.43% on average in chroma components, respectively. Furthermore, we perform subjective quality test with the DSCQS method and obtain MOS values. The MOS value is improved by 0.03 value, and we calculate BD-MOS using MOS value and bit-rate. As a result, the proposed method improved performance by up to 8.78% and 5.18% on average.

A LDPC Decoder for DVB-S2 Standard Supporting Multiple Code Rates (DVB-S2 기반에서 다양한 부호화 율을 지원하는 LCPC 복호기)

  • Ryu, Hye-Jin;Lee, Jong-Yeol
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.2
    • /
    • pp.118-124
    • /
    • 2008
  • For forward error correction, DVB-S2, which is the digital video broadcasting forward error coding and modulation standard for satellite television, uses a system based the concatenation of BCH with LDPC inner coding. In DVB-S2 the LDPC codes are defined for 11 different code rates, which means that a DVB-S2 LDPC decoder should support multiple code rates. Seven of the 11 code rates, 3/5, 2/3, 3/4, 4/5, 5/6, 8/9, and 9/10, are regular and the rest four code rates, 1/4, 1/3, 2/5, and 1/2, are irregular. In this paper we propose a flexible decoder for the regular LDPC codes. We combined the partially parallel decoding architecture that has the advantages in the chip size, the memory efficiency, and the processing rate with Benes network to implement a DVB-S2 LDPC decoder that can support multiple code rates with a block size of 64,800 and can configure the interconnection between the variable nodes and the check nodes according to the parity-check matrix. The proposed decoder runs correctly at the frequency of 200MHz enabling 193.2Mbps decoding throughput. The area of the proposed decoder is $16.261m^2$ and the power dissipation is 198mW at a power supply voltage of 1.5V.

A Study on the development of elementary school SW·AI educational contents linked to the curriculum(camp type) (교육과정과 연계된 초등학교 캠프형 SW·AI교육 콘텐츠 개발에 관한 연구)

  • Pyun, YoungShin;Han, JungSoo
    • Journal of Internet of Things and Convergence
    • /
    • v.8 no.6
    • /
    • pp.49-54
    • /
    • 2022
  • Rapid changes in modern society after the COVID-19 have highlighted artificial intelligence talent as a major influencing factor in determining national competitiveness. Accordingly, the Ministry of Education planned a large-scale SW·AI camp education project to develop the digital capabilities of 4th to 6th grade elementary school students and middle and high school students who are in a vacuum in artificial intelligence education. Therefore, this study aims to develop a camp-type SW·AI education program for students in grades 4-6 of elementary school so that students in grades 4-6 of elementary school can acquire basic knowledge in artificial intelligence. For this, the meaning of SW·AI education in elementary school is defined and SW·AI contents to be dealt with in elementary school are: understanding of SW AI, 'principle and application of SW AI', and 'social impact of SW AI' was set. In addition, an attempt was made to link the set elements of elementary school SW AI education and learning with related subjects and units of textbooks currently used in elementary schools. As for the program used for education, entry, a software coding learning tool based on block coding, is designed to strengthen software programming basic competency, and all programs are designed to be operated centered on experience and experience-oriented participants in consideration of the developmental characteristics of elementary school students. In order for SW·AI education to be organized and operated as a member of the regular curriculum, it is suggested that research based on the analysis of regular curriculum contents and in-depth analysis of SW·AI education contents is necessary.

A Study on the Development of Mathematical-Informatics Linkage·Convergence Class Materials according to the Theme-Based Design Model (주제기반 설계 모형에 따른 수학-정보 연계·융합 수업 자료 개발 연구)

  • Lee, Dong Gun;Kim, Han Su
    • Communications of Mathematical Education
    • /
    • v.37 no.3
    • /
    • pp.517-544
    • /
    • 2023
  • This study presents the process and outcomes of developing mathematical-informatics linkage·convergence class materials, based on previous research findings that indicate a lack of such materials in high schools despite the increasing need for development of interdisciplinary linkage·convergence class materials In particular, this research provides insights into the discussions of six teachers who participated in the same professional learning community program, aiming to create materials that are suitable for linkage·convergence class materials and highly practical for classroom implementation. Following the material development process, a theme-based design model was applied to create the materials. In alignment with prior research and consensus among teacher learning community members, mathematics and informatics teachers developed instructional materials that can be utilized together during a 100-minute block lesson. The developed materials utilize societal issue contexts to establish links between the two subjects, enabling students to engage in problem-solving through mathematical modeling and coding. To increase the validity and practicality of the developed resources during their field application, CVR verification was conducted involving field teachers. Incorporating the results of the CVR verification, the finalized instructional materials were presented in the form of a teaching guide. Furthermore, we aimed to provide insights into the trial-and-error experiences and deliberations of the developers throughout the material development process, with the intention of offering valuable information that can serve as a foundation for conducting related research by field researchers. These research findings hold value as empirical evidence that can explore the applicability of teaching material development models in fields. The accumulation of such materials is expected to facilitate a cyclical relationship between theoretical teaching models and practical classroom applications.

Uni-directional 8X8 Intra Prediction for H.264 Coding Efficiency (H.264에서 성능향상을 위한 Uni-directional 8X8 인트라 예측)

  • Kook, Seung-Ryong;Park, Gwang-Hoon;Lee, Yoon-Jin;Sim, Dong-Gyu;Jung, Kwang-Soo;Choi, Hae-Chul;Choi, Jin-Soo;Lim, Sung-Chang
    • Journal of Broadcast Engineering
    • /
    • v.14 no.5
    • /
    • pp.589-600
    • /
    • 2009
  • This paper is ready to change a trend of a ultra high definition (UHD) video image, and it will contribute to improve the performance of the latest H.264 through the Uni-directional $8{\times}8$ intra-prediction idea which is based on developing a intra prediction compression. The Uni-directional $8{\times}8$ intra prediction is focused on a $8{\times}8$ block intra prediction using $4{\times}4$ block based prediction which is using the same direction of intra prediction. This paper describes that the uni-directional $8{\times}8$ intra-prediction gets a improvement around 7.3% BDBR only in the $8{\times}8$ block size, and it gets a improvement around 1.3% BDBR in the H.264 applied to the multi block size structures. In the case of a larger image size, it can be changed to a good algorithm. Because the video codec which is optimized for UHD resolution can be used a different block size which is bigger than before(currently a minimum of $4{\times}4$ blocks of units).

Performance Analysis of STBC System Combined with Convolution Code fot Improvement of Transmission Reliability (전송신뢰성의 향상을 위해 STBC에 컨볼루션 코드를 연계한 시스템의 성능분석)

  • Shin, Hyun-Jun;Kang, Chul-Gyu;Oh, Chang-Heon
    • Journal of Advanced Navigation Technology
    • /
    • v.15 no.6
    • /
    • pp.1068-1074
    • /
    • 2011
  • In this paper, the proposed scheme is STBC(space-time block codes) system combined with convolution code which is the most popular channel coding to ensure the reliability of data transmission for a high data rate wireless communication. The STBC is one of MIMO(multi-input multi-output) techniques. In addition, this scheme uses a modified viterbi algorithm in order to get a high system gain when data is transmitted. Because we combine STBC and convolution code, the proposed scheme has a little high quantity of computation but it can get a maximal diversity gain of STBC and a high coding gain of convolution code at the same time. Unlike existing viterbi docoding algorithm using Hamming distance in order to calculate branch matrix, the modified viterbi algorithm uses Euclidean distance value between received symbol and reference symbol. Simulation results show that the modified viterbi algorithm improved gain 7.5 dB on STBC 2Tx-2Rx at $BER=10^{-2}$. Therefore the proposed scheme using STBC combined with convolution code can improve the transmission reliability and transmission efficiency.

A Blind Watermarking Algorithm using CABAC for H.264/AVC Main Profile (H.264/AVC Main Profile을 위한 CABAC-기반의 블라인드 워터마킹 알고리즘)

  • Seo, Young-Ho;Choi, Hyun-Jun;Lee, Chang-Yeul;Kim, Dong-Wook
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.32 no.2C
    • /
    • pp.181-188
    • /
    • 2007
  • This paper proposed a watermark embedding/extracting method using CABAC(Context-based Adaptive Binary Arithmetic Coding) which is the entropy encoder for the main profile of MPEG-4 Part 10 H.264/AVC. This algorithm selects the blocks and the coefficients in a block on the bases of the contexts extracted from the relationship to the adjacent blocks and coefficients. A watermark bit is embedded without any modification of coefficient or with replacing the LSB(Least Significant Bit) of the coefficient with a watermark bit by considering both the absolute value of the selected coefficient and the watermark bit. Therefore, it makes it hard for an attacker to find out the watermarked locations. By selecting a few coefficients near the DC coefficient according to the contexts, this algorithm satisfies the robustness requirement. From the results from experiments with various kinds and various strengths of attacks the maximum error ratio of the extracted watermark was 5.02% in maximum, which makes certain that the proposed algorithm has very high level of robustness. Because it embeds the watermark during the context modeling and binarization process of CABAC, the additional amount of calculation for locating and selecting the coefficients to embed watermark is very small. Consequently, it is highly expected that it is very useful in the application area that the video must be compressed right after acquisition.

Down Sampling for Fast Rough Mode Decision for a Hardware-based HEVC Intra-frame encoder (하드웨어 기반 HEVC 인트라 인코더에서 다운 샘플링을 사용한 고속 Rough Mode Decision)

  • Jang, Ji Hun;Rhee, Chae Eun
    • Journal of Broadcast Engineering
    • /
    • v.21 no.3
    • /
    • pp.341-348
    • /
    • 2016
  • HEVC is the next compression standard and is expected to be used widely replacing the conventional H.264/AVC standard. The compression ratio of the HEVC is twice times than H.264/AVC, whereas its computational complexity is increased by up to 40%. Many research efforts have been made to reduce the computational complexity and to speed up encoding. For intra coding, the rough mode decision (RMD) is commonly applied. The rate-distortion optimization (RDO) process to decide the best mode is too complex so that RMD chooses the candidate modes with a simple process and sends the candidates to RDO process. However, for large-size blocks, the RMD also requires considerable computations. In this paper, a down-sampling scheme is proposed for the RMD process. The reference pixel loading, predicted pixel generation are performed using the down-sampled pixel data. When the proposed scheme is applied to the RMD, the computational complexity is reduced by 70% with a marginal bitrate increase of 0.04%. In terms of area of hardware-based RMD, the gate count and the buffer size is reduced 33% and 66%, respectively.