• Title/Summary/Keyword: 발열블록

Search Result 22, Processing Time 0.016 seconds

Fermentation of Waste Woody Biomass for the Production of Bioenergy (바이오에너지생산을 위한 목질계 폐바이오매스의 발효)

  • Cho, Nam-Seok;Choi, Tae-Ho
    • Journal of the Korean Wood Science and Technology
    • /
    • v.36 no.6
    • /
    • pp.147-158
    • /
    • 2008
  • In this study, fermentation characteristics of waste agricultural and forest biomass for production of heat energy were focused to be used in agricultural farm households. The purpose of this study was focused on seeking practical utilization of agricultural and forest biomass wastes in agricultural farm households in the form of thermal energy by means of simple fermentation process. Fermentation process was performed in terms of different raw-materials and their mixture with different ratios. Urea, lime, and bioaids were added as fermenting aids. Moisture contents of fermenting substrates were adjusted to 55~65%. In order to optimize the fermentation process various factors, such as raw-materials, moisture contents, amount of fermenting aids, and practical measurement of hot-water temperature during fermentation were carefully investigated. The optimum condition of fermenting process were obtained from hardwood only and hardwood: softwood (50 : 50) beds. In case of hardwood only the highest temperature was recorded between 60 to $90^{\circ}C$ the lowest temperature was determined to more or less $40^{\circ}C$ and the average temperature was ranged to $50{\sim}60^{\circ}C$ and this temperature ranges were maintained up to 20~30 days. The optimum amount of additives were estimated to ca. 15 kg of urea, 20 kg of bioaids, and 10 kg of lime for 1 ton of substrate. To reach the highest temperature the optimum moisture content of fermenting substrate was proved to 55% among three moisture content treatments of 45%, 55% and 65%. The temperature of hot-water tank installed in fermenting bed of hardwood : grass (50 : 50) showed very different patterns according to measuring positions. In general, temperatures in the mid- and upper-parts of substrate piling were relative higher than lower and surface parts during 45-day fermentation process. The maximum temperature of fermenting stage was determined to $65^{\circ}C$, minimum temperature, more or less $40^{\circ}C$, and average temperature was $60^{\circ}C$. The water temperature of tank exit was ranged to $33{\sim}48^{\circ}C$ during whole measuring periods. It could be concluded that fermentation process of waste agricultural and forest biomass produces a considerable amounts of heat, averaging about $50{\sim}60^{\circ}C$ for maximum 3 months by using the heat exchanger (HX-helical type).

Low-Power Motion Estimator Architecture for Deep Sub-Micron Multimedia SoC (Deep Submicron 공정의 멀티미디어 SoC를 위한 저전력 움직임 추정기 아키텍쳐)

  • 연규성;전치훈;황태진;이성수;위재경
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.41 no.10
    • /
    • pp.95-104
    • /
    • 2004
  • This paper propose a motion estimator architecture to reduce the power consumption of the most-power-consuming motion estimation method when designing multimedia SoC with deep submicron technologies below 0.13${\mu}{\textrm}{m}$. The proposed architecture considers both dynamic and static power consumption so that it is suitable for large leakage process technologies, while conventional architectures consider only dynamic power consumption. Consequently, it is suitable for mobile information terminals such as mobile videophone where efficient power management is essential. It exploits full search method for simple hardware implementation. It also exploits early break-off method to reduce dynamic power consumption. To reduce static power consumption, megablock shutdown method considering power line noise is also employed. To evaluate the proposed architecture when applied multimedia SoC, system-level control flow and low-power control algorithm are developed and the power consumption was calculated based on thor From the simulation results, power consumption was reduced to about 60%. Considering the line width reduction and increased leakage current due to heat dissipation in chip core, the proposed architecture shows steady power reduction while it goes worse in conventional architectures.