• Title/Summary/Keyword: 모듈라 구조

Search Result 51, Processing Time 0.02 seconds

On Designing Optimal Structure of Modular Wavelet Neural Network with Time-Frequency Analysis (시간-주파수 분석을 이용한 모듈라 웨이블렛 신경망의 최적 구조 설계)

  • Seo, Jae-Yong;Kim, Yong-Taek;Cho, Hyun-Chan;Jeon, Hong-Tae
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.38 no.2
    • /
    • pp.12-19
    • /
    • 2001
  • In this paper, we propose the new algorithm which can design on the optimal structure of modular system. This system is composed to the wavelet neural network in order to simplify the structure of modular system and use the time-frequency analysis. We will determine the number of module and node of each sub-system using the proposed algorithm. This algorithm provides the methodology, which we will design optimal structure of modular wavelet neural network through analyzing the character of system. We apply the proposed new structure and algorithm to approximation problem and evaluate the effectiveness of the proposed system and algorithm.

  • PDF

Study on Implementation of a High-Speed Montgomery Modular Exponentiator (고속의 몽고메리 모듈라 멱승기의 구현에 관한 연구)

  • Kim, In-Seop;Kim, Young-Chul
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2002.11b
    • /
    • pp.901-904
    • /
    • 2002
  • 정보의 암호화와 인증, 디지털 서명등에 효율적인 공개키 암호 시스템의 주 연산은 모듈라 멱승 연산이며 이는 모듈라 곱셈의 연속적인 반복 수행으로 표현될 수 있다. 본 논문에서는 Montgomery 모듈라 곱셈 알고리즘을 사용하여 모듈라 곱셈을 효율적으로 수행하기 위한 모듈라 멱승 연산기를 구현하였으며 Montgomery 모듈라 곱셈시 발생하는 케리 진파 문제를 해결하기 위하여 CPA을 대신하는 CSA를 사용함으로써 멱승 연산시 발생하는 지연시간을 최소화시키는 결과가 얻어짐을 보였다. 본 논문에서는 Montgomery 모듈라 멱승 연산기 구현을 위하여 VHDL 구조적 모델링을 통하여 Synopsys사의 VSS와 Design analyzer를 이용한 논리 합성을 하였고 Mentor Graphics사 Model sim 및 Xilinx사 Design manager의 FPGA 시뮬레이션을 수행하여 성능을 검증 하였다.

  • PDF

Analysis on Temporary Residential Prefabricated Modular Structure through Domestic Patent Case Study (국내 특허 사례 연구를 통한 임시 주거용 프리패브 모듈라 구조 분석)

  • Han, Hyun-Suk;Kang, Hee-Jung
    • Journal of Digital Convergence
    • /
    • v.17 no.11
    • /
    • pp.225-232
    • /
    • 2019
  • This study proposes a temporary residential prefab modular structure to provide residential space to displaced people after a disaster. Patent cases related to prefab structures are collected for related design implementations, and classified. Space in temporary residential prefab modular structures must consider factors such as "Expandability", "Assembly and Disassembly", "Built-in Structure", and "Energy Efficiency", and the cases are classified into "Detailed Assembly Modular Type", "Modular Expandable Type", and "Space Unit Expandable Type". Overseas patents cases will be collected and analyzed in future studies for providing the efficient way for mass production for the lowest production cost.

Optimal Structure of Modular Wavelet Network Using Genetic Algorithm (유전 알고리즘을 이용한 모듈라 웨이블릿 신경망의 최적 구조 설계)

  • Seo, Jae-Yong;Cho, Hyun-Chan;Kim, Yong-Taek;Jeon, Hong-Tae
    • Journal of the Institute of Electronics Engineers of Korea SC
    • /
    • v.38 no.5
    • /
    • pp.7-13
    • /
    • 2001
  • Modular wavelet neural network combining wavelet theory and modular concept based on single layer neural network have been proposed as an alternative to conventional wavelet neural network and kind of modular network. In this paper, an effective method to construct an optimal modular wavelet network is proposed using genetic algorithm. Genetic Algorithm is used to determine dilations and translations of wavelet basis functions of wavelet neural network in each module. We apply the proposed algorithm to approximation problem and evaluate the effectiveness of the proposed system and algorithm.

  • PDF

Current Balanced Dual Modules Switch Mode AC Line Transformer (전류 평형 듀얼 모듈 스위치 모드 AC 라인 트랜스포머)

  • Kim, Jin-Hong;Yang, Jung-Woo;Jang, Du-Hee;Kang, Jeong-Il;Han, Sang-Kyoo
    • Proceedings of the KIPE Conference
    • /
    • 2019.07a
    • /
    • pp.162-164
    • /
    • 2019
  • 본 논문은 전류 평형을 이용한 듀얼 모듈 스위치 모드 AC 라인 트랜스포머를 제안한다. 종래의 PFC DC/DC 컨버터로 구성된 어댑터의 경우 용량이 증가할수록 사이즈가 커지는 한계가 존재했다. 스위치 모드 라인 트랜스포코(Switch Mode Line Transformer, SMLT)는 어댑터의 소형화는 가능하지만, 대용량 어댑터에 적용할 경우 큰 공진전류로 인해 소자의 부피 저감에는 한계가 존재한다. 본 논문에서 제안하는 전류 평형 듀얼 모듈 스위치 모드 AC 라인 트랜스포코는 각 모듈의 트랜스포머 구조를 통해 중소용량의 SMLT 모듈의 병렬구동 시 별도의 전류제어 없이 전압제어만으로 각 모듈의 전류 평형을 이룰 수 있기 때문에 단순한 제어기 구조를 가진다. 또한 각 모듈을 구동하기 위한 IC를 하나의 IC로 통합하여 사용이 가능하며 SMLT의 병렬구동으로 어댑터 사이즈 저감이 가능하다. 제안방식의 타당성 검증을 위해 850W급 시작품에 대한 실험결과를 제시한다.

  • PDF

Design of Montgomery Modular Multiplier based on Systolic Array (시스토릭 어레이를 이용한 Montgomery 모듈라 곱셈기 설계)

  • 하재철;문상재
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.9 no.1
    • /
    • pp.135-146
    • /
    • 1999
  • Most public key cryptosystems are constructed based on a modular exponentiation, which is further decomposed into a series of modular multiplications. We design a new systolic array multiplier to speed up modular multiplication using Montgomery algorithm. This multiplier with simple circuit for each processing element will save about 14% logic gates of hardware and 20% execution time compared with previous one.

Efficient Architectures for Modular Exponentiation Using Montgomery Multiplier (Montgomery 곱셈기를 이용한 효율적인 모듈라 멱승기 구조)

  • 하재철;문상재
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.11 no.5
    • /
    • pp.63-74
    • /
    • 2001
  • Modular exponentiation is an essential operation required for implementations of most public key cryptosystems. This paper presents two architectures for modular exponentiation using the Montgomery modular multiplication algorithm combined with two binary exponentiation methods, L-R(Left to Left) algorithms. The proposed architectures make use of MUXes for efficient pre-computation and post-computation in Montgomery\`s algorithm. For an n-bit modulus, if mulitplication with m carry processing clocks can be done (n+m) clocks, the L-R type design requires (1.5n+5)(n+m) clocks on average for an exponentiation. The R-L type design takes (n+4)(n+m) clocks in the worst case.

Remote Control of Network-Based Modular Robot (네트웍 기반 모듈라 로봇의 원격 제어)

  • Yeom, Dong-Joo;Lee, Bo-Hee
    • Journal of Convergence for Information Technology
    • /
    • v.8 no.5
    • /
    • pp.77-83
    • /
    • 2018
  • A modular robot that memorizes motion can be easily created and operated because it expresses by hand. However, since there is not enough storage space in the module to store the user-created operation, it is impossible to reuse the created operation, and when the modular robot again memorizes the operation, it changes to another operation. There is no main controller capable of operating a plurality of modular robots at the same time, and thus there is a disadvantage that the user must input directly to the modular robot. To overcome these disadvantages, a remote controller has been proposed that can be operated in the surrounding smart devices by designing web server and component based software using wired and wireless network. In the proposed method, various types of structures are created by connecting to a modular robot, and the reconstructed operation is performed again after storing, and the usefulness is confirmed by regenerating the stored operation effectively. In addition, the reliability of the downloaded trajectory data is verified by analyzing the difference between the trajectory data and the actual trajectory. In the future, the trajectory stored in the remote controller will be standardized using the artificial intelligence technique, so that the operation of the modular robot will be easily implemented.

A Scalable Word-based RSA Cryptoprocessor with PCI Interface Using Pseudo Carry Look-ahead Adder (가상 캐리 예측 덧셈기와 PCI 인터페이스를 갖는 분할형 워드 기반 RSA 암호 칩의 설계)

  • Gwon, Taek-Won;Choe, Jun-Rim
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.8
    • /
    • pp.34-41
    • /
    • 2002
  • This paper describes a scalable implementation method of a word-based RSA cryptoprocessor using pseudo carry look-ahead adder The basic organization of the modular multiplier consists of two layers of carry-save adders (CSA) and a reduced carry generation and Propagation scheme called the pseudo carry look-ahead adder for the high-speed final addition. The proposed modular multiplier does not need complicated shift and alignment blocks to generate the next word at each clock cycle. Therefore, the proposed architecture reduces the hardware resources and speeds up the modular computation. We implemented a single-chip 1024-bit RSA cryptoprocessor based on the word-based modular multiplier with 256 datapaths in 0.5${\mu}{\textrm}{m}$ SOG technology after verifying the proposed architectures using FPGA with PCI bus.

A Design of Modular Multiplier Based on Improved Multi-Precision Carry Save Adder (개선된 다정도 CSA에 기반한 모듈라 곱셈기 설계)

  • Kim, Dae-Young;Lee, Jun-Yong
    • Journal of KIISE:Computer Systems and Theory
    • /
    • v.33 no.4
    • /
    • pp.223-230
    • /
    • 2006
  • The method of implementing a modular multiplier for Montgomery multiplication by using an adder depends on a selected adder. When using a CPA, there is a carry propagation problem. When using a CSA, it needs an additional calculation for a final result. The Multiplier using a Multi-precision CSA can solve both problems simultaneously by combining a CSA and a CPA. This paper presents an improved MP-CSA which reduces hardware resources and operation time by changing a MP-CSA's carry chain structure. Consequently, the proposed multiplier is more suitable for the module of long bit multiplication and exponentiation using a modular multiplier repeatedly.